# MC10211


# **Dual 3-Input/3-Output NOR Gate**

The MC10211 is designed to drive up to six transmission lines simul—taneously. The multiple outputs of this device also allow the wire "OR"—ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10211 particularly useful in clock distribution applications where minimum clock skew is desired.


- $P_D = 160 \text{ mW typ/pkg (No Loads)}$
- $t_{pd} = 1.5$  ns typ (All Output Loaded)
- $t_r$ ,  $t_f = 1.5$  ns typ (20%–80%)

#### **LOGIC DIAGRAM**



V<sub>CC1</sub> = PIN 1, 15 V<sub>CC2</sub> = PIN 16 V<sub>EE</sub> = PIN 8

#### DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.




## ON Semiconductor

http://onsemi.com

#### MARKING DIAGRAMS




CDIP-16 L SUFFIX CASE 620





PDIP-16 P SUFFIX CASE 648





PLCC-20 FN SUFFIX CASE 775



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

#### **ORDERING INFORMATION**

| Device    | Package | Shipping        |
|-----------|---------|-----------------|
| MC10211L  | CDIP-16 | 25 Units / Rail |
| MC10211P  | PDIP-16 | 25 Units / Rail |
| MC10211FN | PLCC-20 | 46 Units / Rail |

# MC10211

## **ELECTRICAL CHARACTERISTICS**

|   |               | Test Limits   |                            |                                 |  |                                 |                                 |  |                                 |  |      |
|---|---------------|---|----------------------------|---------------------------------|--|---------------------------------|---------------------------------|--|---------------------------------|--|------|
| Characteristic Power Supply Drain Current |               | Symbol  | Pin<br>Under<br>Test       | –30°C                           |  | +25°C                           |                                 |  | +85°C                           |  | 1    |
|   |               |   |                            | Min                             | Max                                    | Min                             | Тур                             | Max                                    | Min                             | Max                                    | Unit |
|   |               | ΙE  | 8                          |                                 | 42                                     |                                 | 30                              | 38                                     |                                 | 42                                     | mAdd |
| Input Current                             |               | l <sub>inH</sub>                                      | 5, 6, 7                    |                                 | 650                                    |                                 |                                 | 410                                    |                                 | 410                                    | μAdc |
|   |               | l <sub>inL</sub>                                      | 5, 6, 7                    | 0.5                             |  | 0.5                             |                                 |  | 0.3                             |  | μAdc |
| Output Voltag                             | ge Logic 1    | VOH   | 2<br>3<br>4                | -1.060<br>-1.060<br>-1.060      | -0.890<br>-0.890<br>-0.890             | -0.960<br>-0.960<br>-0.960      |                                 | -0.810<br>-0.810<br>-0.810             | -0.890<br>-0.890<br>-0.890      | -0.700<br>-0.700<br>-0.700             | Vdc  |
| Output Voltag                             | je Logic 0    | VOL   | 2<br>3<br>4                | -1.890<br>-1.890<br>-1.890      | -1.675<br>-1.675<br>-1.675             | -1.850<br>-1.850<br>-1.850      |                                 | -1.650<br>-1.650<br>-1.650             | -1.825<br>-1.825<br>-1.825      | -1.615<br>-1.615<br>-1.615             | Vdc  |
| Threshold Vo                              | Itage Logic 1 | VOHA  | 2<br>3<br>4                | -1.080<br>-1.080<br>-1.080      |  | -0.980<br>-0.980<br>-0.980      |                                 |  | -0.910<br>-0.910<br>-0.910      |  | Vdc  |
| Threshold Vo                              | ltage Logic 0 | VOLA  | 2<br>3<br>4                |                                 | -1.655<br>-1.655<br>-1.655             |                                 |                                 | -1.630<br>-1.630<br>-1.630             |                                 | -1.595<br>-1.595<br>-1.595             | Vdc  |
| Switching Times (50Ω Load)                |               |   |                            |                                 |  |                                 |                                 |  |                                 |  | ns   |
| Propagation [                             | Delay         | t5+2-<br>t5-2+<br>t5+3-<br>t5-3+<br>t5+4-<br>t5-4+    | 2<br>2<br>3<br>3<br>4<br>4 | 1.0<br>1.0<br>1.0<br>1.0<br>1.0 | 2.6<br>2.6<br>2.6<br>2.6<br>2.6<br>2.6 | 1.0<br>1.0<br>1.0<br>1.0<br>1.0 | 1.5<br>1.5<br>1.5<br>1.5<br>1.5 | 2.5<br>2.5<br>2.5<br>2.5<br>2.5<br>2.5 | 1.0<br>1.0<br>1.0<br>1.0<br>1.0 | 2.8<br>2.8<br>2.8<br>2.8<br>2.8<br>2.8 |      |
| Rise Time                                 | (20 to 80%)   | t <sub>2+</sub><br>t <sub>3+</sub><br>t <sub>4+</sub> | 2<br>3<br>4                | 1.0<br>1.0<br>1.0               | 2.6<br>2.6<br>2.6                      | 1.0<br>1.0<br>1.0               | 1.5<br>1.5<br>1.5               | 2.5<br>2.5<br>2.5                      | 1.0<br>1.0<br>1.0               | 2.8<br>2.8<br>2.8                      |      |
| Fall Time                                 | (20 to 80%)   | t <sub>2-</sub><br>t3-<br>t <sub>4-</sub>             | 2<br>3<br>4                | 1.0<br>1.0<br>1.0               | 2.6<br>2.6<br>2.6                      | 1.0<br>1.0<br>1.0               | 1.5<br>1.5<br>1.5               | 2.5<br>2.5<br>2.5                      | 1.0<br>1.0<br>1.0               | 2.8<br>2.8<br>2.8                      |      |

#### MC10211

#### **ELECTRICAL CHARACTERISTICS** (continued)

|                      |             | TEST VOLTAGE VALUES (Volts)                           |                            |                    |                    |                       |                            |                       |  |  |
|----------------------|-------------|---|----------------------------|--------------------|--------------------|-----------------------|----------------------------|-----------------------|--|--|
|                      |             | @ Test Te   | mperature                  | V <sub>IHmax</sub> | V <sub>ILmin</sub> | VIHAmin               | V <sub>ILAmax</sub>        | VEE                   | ]  |  |
|                      |             |   | –30°C                      | -0.890             | -1.890             | -1.205                | -1.500                     | -5.2                  |  |  |
|                      |             |   | +25°C                      | -0.810             | -1.850             | -1.105                | -1.475                     | -5.2                  |  |  |
|                      |             |   | +85°C                      | -0.700             | -1.825             | -1.035                | -1.440                     | -5.2                  |  |  |
|                      |             |   | Pin                        | TEST V             |                    |                       |                            |                       |  |  |
| Characteristic       |             | Symbol  | Under<br>Test              | V <sub>IHmax</sub> | V <sub>ILmin</sub> | V <sub>IHAmin</sub>   | V <sub>ILAmax</sub>        | V <sub>EE</sub>       | (VCC)<br>Gnd   |  |
| Power Supply Drain C | Current     | ΙE  | 8                          |                    |                    |                       |                            | 8                     | 1, 15, 16  |  |
| Input Current        |             | linH  | 5, 6, 7                    | *                  |                    |                       |                            | 8                     | 1, 15, 16  |  |
|                      |             | linL  | 5, 6, 7                    |                    | *                  |                       |                            | 8                     | 1, 15, 16  |  |
| Output Voltage       | Logic 1     | Voн   | 2<br>3<br>4                |                    |                    |                       |                            | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |
| Output Voltage       | Logic 0     | VOL   | 2<br>3<br>4                | 5<br>6<br>7        |                    |                       |                            | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |
| Threshold Voltage    | Logic 1     | VOHA  | 2<br>3<br>4                |                    |                    |                       | 5<br>6<br>7                | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |
| Threshold Voltage    | Logic 0     | VOLA  | 2<br>3<br>4                |                    |                    | 5<br>6<br>7           |                            | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |
| Switching Times      | (50Ω Load)  |   |                            |                    |                    | Pulse In              | Pulse Out                  | -3.2 V                | +2.0 V   |  |
| Propagation Delay    |             | t5+2-<br>t5-2+<br>t5+3-<br>t5-3+<br>t5+4-<br>t5-4+    | 2<br>2<br>3<br>3<br>4<br>4 |                    |                    | 5<br>5<br>5<br>5<br>5 | 2<br>2<br>3<br>3<br>4<br>4 | 8<br>8<br>8<br>8<br>8 | 1, 15, 16<br>1, 15, 16<br>1, 15, 16<br>1, 15, 16<br>1, 15, 16<br>1, 15, 16 |  |
| Rise Time            | (20 to 80%) | t <sub>2+</sub><br>t <sub>3+</sub><br>t <sub>4+</sub> | 2<br>3<br>4                |                    |                    | 5<br>5<br>5           | 2<br>3<br>4                | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |
| Fall Time            | (20 to 80%) | t2-<br>t3-<br>t4-                                     | 2<br>3<br>4                |                    |                    | 5<br>5<br>5           | 2<br>3<br>4                | 8<br>8<br>8           | 1, 15, 16<br>1, 15, 16<br>1, 15, 16  |  |

<sup>\*</sup> Individually test each input using the pin connections shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.