

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

8-Bit Addressable Latch

The SN74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- Serial-to-Parallel Conversion
- Eight Bits of Storage With Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

GUARANTEED OPERATING RANGES

GUARAN	TEED OPERATING RANG	GES					
Symbol	Parameter	Min	Тур	Max	Unit		
V _{CC}	Supply Voltage	4.75	5.0	5.25	V	6	
T _A	Operating Ambient Temperature Range	0	25	70	°C	850	EM
I _{OH}	Output Current – High			-0.4	mA	4	
I _{OL}	Output Current – Low			8.0	mA	0	6
	PLEA	AH SH H	PRE	A HA			
	×						OF
							Device
						SN	74LS259N



ON Semiconductor™

http://onsemi.com

LOW

POWER

SCHOTTKY

N SUFFIX CASE 648

PLASTIC

SOIC **D SUFFIX** CASE 751B




SOEIAJ **M SUFFIX CASE 966**

ORDERING INFORMATION

Device	Package	Shipping
SN74LS259N	16 Pin DIP	2000 Units/Box
SN74LS259D	SOIC-16	38 Units/Rail
SN74LS259DR2	SOIC-16	2500/Tape & Reel
SN74LS259M	SOEIAJ-16	See Note 1
SN74LS259MEL	SOEIAJ-16	See Note 1


1. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.





		LOADING		
PIN NAMES		HIGH	LOW	
A ₀ , A ₁ , A ₂ D E C Q ₀ - Q ₇	Address Inputs Data Input Enable (Active LOW) Input Clear (Active LOW) Input Parallel Latch Outputs	0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 5 U.L.	TOR
NOTES: a) 1 TTL Unit Lo	oad (U.L.) = 40 μΑ HIGH/1.6 mA LOW.			50
	Address Inputs Data Input Enable (Active LOW) Input Clear (Active LOW) Input Parallel Latch Outputs Dad (U.L.) = 40 µA HIGH/1.6 mA LOW.	SOL IN	CONTA	

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The SN74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all

other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN74LS259 as an addressable latch, changing more then one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

		MODE SELECTION						ς÷,	PRE	SENT (OUTPUT	r sta	TES			
			C	ED	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q_2	Q ₃	Q_4	Q_5	Q_6	Q 7	MODE
E	C	MODE	L	ΗХ	X	X	X	L	L	L	L	L	L	L	L	Clear
L	Н	Addressable Latch	L	LL	L	L	L	Ľ	L	L	L	L	L	L	L	Demultiplex
н	н	Memory	L	LH		L	L	н	L	L	L	L	L	L	L	
L	L	Active HIGH Eight-Channel	L	LL	Н	Ŀ		L	L	L	L	L	L	L	L	
	.	Demultiplexer Clear	L	LΗ	н	Ľ	L	L	Н	L	L	L	L	L	L	
Н	L	Clear	C	• •	0	C.					•					
				•••	\mathbf{X}	•					•					
			•	`		•					•					
		oV.	•	•		•					•					
		×		••	н	• н	н		L	L	•	L	L	L	н	
			L_					L	L	L	L	L	L	L	п	
			Н	ΗХ	Х	Х	Х	Q _{N-1}							•	Memory
			Н	ΙI	L	L	L	L	Q_{N-1}	Q _{N-1}	Q _{N-1} –					Addressable
			Н		L	L	L	Н	Q _{N-1}	Q _{N-1} -						Latch
			н		Н	L	L	Q _{N-1}	L	Q _{N-1} -						
			Н	LΗ	Н	L	L	Q _{N-1}	Н	Q _{N-1} -						
			•	•••		•					•					
			•	•••		•					•					
			•	•••		•					•					
				•••		•					•					
V - 5)on't C	are Condition	н	•••	н	• Н	н	0			•			0	L	
L = L	OW Vo	oltage Level oltage Level		LL		Н	Н	Q _{N-1}						Q _{N-1} Q _{N-1}	н	
Q _{N-1}	= Prev	vious Output State	ĽĽ	L 11				Q _{N-1}						⊶N-1		

TRUTH TABLE

		Limits								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs				
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs				
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$				
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table				
.,			0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$			
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table			
				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V				
IIH	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V				
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V				
I _{OS}	Short Circuit Current (Note 2)	-20		-100	mA	V _{CC} = MAX				
I _{CC}	Power Supply Current			36	mA	V _{CC} = MAX	0,			

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)

2. Not more than one output should be shorted at a time, nor for more than 1 second.									
AC CHARACTERISTICS (T _A = 25°C, V _{CC} = 5.0 V)									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
t _{PLH} t _{PHL}	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		22 15	35 24	ns ns	LOL			
t _{PLH} t _{PHL}	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	32 21	ns ns	C ₁ = 15 pF			
t _{PLH} t _{PHL}	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output	N.	24 18	38 29	ns ns				
t _{PHL}	Turn-On Delay, Clear to Output	Ň	17	27	ns				

AC SET-UP REQUIREMENTS (T_A = 25°C, V_{CC} = 5.0 V)

				Limits					
Symbol	Parameter	Min	Тур	Max	Unit				
t _s	Input Setup Time	20			ns				
tw	Pulse Width, Clear or Enable	15			ns				
t _h	Hold Time, Data	5.0			ns				
t _h	Hold Time, Address	20			ns				







1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

PACKAGE DIMENSIONS




PACKAGE DIMENSIONS



http://onsemi.com 7

PACKAGE DIMENSIONS



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative