## FEATURES

- low disabled power consumption: 5.2 mW
- low differential gain: 0.03\% typ. at 4.43 MHz
- low differential phase: $0.012^{\circ}$ typ. at 4.43 MHz
- bandwidth (-3dB) 100 MHz with 30 pF load
- all hostile crosstalk at 5 MHz -97dB typ.
- low insertion loss 0.05 dB max at 100 kHz
- off-isolation 110 dB at 10 MHz
- fast make before break switching: 200 ns typ.
- TTL and 5 volt CMOS compatible logic inputs
- for NTSC, PAL and SECAM applications
- low cost 14 pin DIP and16 pin SOIC packages


## FUNCTIONAL SCHEMATIC



## TRUTH TABLE

| $\overline{\mathbf{C S}}$ | $\mathbf{A 1}$ | A0 | OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | IN 0 |
| 0 | 0 | 1 | $\operatorname{IN} 1$ |
| 0 | 1 | 0 | $\operatorname{IN} 2$ |
| 0 | 1 | 1 | $\mathbb{N} 3$ |
| 1 | X | X | $\mathrm{HI}-\mathrm{Z}$ |

X = DON'T CARE


## CIRCUIT DESCRIPTION

The GX414A is high performance low cost monolithic $4 \times 1$ video multiplexer incorporating four analog video switches and a 2 to 4 address decoder. An enabled input allows paralleled GX414As to be operated in a switching matrix with multiple inputs and a common output. Unlike similar devices using MOS bilateral switching elements, the GX414A represents a fully buffered unilateral trans-mission path when enabled. The GX414A requires $\pm 8 \mathrm{~V}$ and is designed for use in video switching applications. Logic inputs are TTL and 5V CMOS compatible, providing input select and output enable functions.

## APPLICATIONS

Glitch free analog switching for...

- High quality video routing
- A/D input multiplexing
- Sample and hold circuits
- TV/ CATV/ monitor switching
- Instrumentation and communication equipment


## PIN CONNECTIONS



ORDERING INFORMATION

| Part Number | Package Type | Temperature Range |
| :--- | :--- | :---: |
| GX414-ACDB | 14 Pin DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| GX414-ACKC | 16 Pin SOIC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| GX414- ACTC | Tape 16 Pin SOIC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Value | Parameter | Value |
| :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 13.5 \mathrm{~V}$ | Analog Input Voltage | $-4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2.4 \mathrm{~V}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ | Analog Input Current | $50 \mu \mathrm{~A}$ AVG, 10 mA peak |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \leq \mathrm{T}_{S} \leq 150^{\circ} \mathrm{C}$ | Logic Input Voltage | $-4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq+5.5 \mathrm{~V}$ |
| Lead Temperature (Soldering, 10 Sec ) | $260^{\circ} \mathrm{C}$ |  |  |

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{S}}= \pm 8 \mathrm{VDC}, 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, unless otherwise shown.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\begin{array}{rr} \overline{\mathrm{CS}}=0 \mathrm{~V}+ \\ \overline{\mathrm{CS}}=1 \mathrm{~V}- \\ \mathrm{V}+ \\ \mathrm{V}- \end{array}$ |  |  | $\begin{array}{r} 11 \\ 10.5 \\ 0.4 \\ 0.25 \end{array}$ | $\begin{array}{r} 14 \\ 14 \\ 0.58 \\ 0.38 \\ \hline \end{array}$ | mA |
| Analog Output Voltage Swing | Extremes before clipping occurs |  | - | $\begin{array}{r} +2.0 \\ -1.2 \end{array}$ | - | V |
| Output Offset voltage | $75 \Omega$ on each input ground |  | -2 | 5 | 12 | mV |
| Output Offset Drift | $\Delta \mathrm{V}_{\text {OSC }} / \Delta \mathrm{T}$ |  | - | +50 | +200 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Address Logic Delay | Control input to appearance of signal on output |  | 130 | 200 | 270 | ns |
| Chip Selection Delay | Control input to appearance of signal on output |  | 200 | 300 | 400 | ns |
| Logic Input Threshold |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $2$ | - | 1.1 | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Logic Input Current |  | $\begin{aligned} \mathrm{A} 1 & =1 \\ \mathrm{A1} & =0 \\ \overline{\mathrm{CS}} & =1 \\ \overline{\mathrm{CS}} & =0 \end{aligned}$ |  | - - - - | $\begin{array}{r} 5.0 \\ 0.1 \\ 1.0 \\ 30.0 \end{array}$ | $\mu \mathrm{A}$ <br> nA <br> nA <br> $\mu \mathrm{A}$ |
| Insertion Loss | 1V p-p sine or sq.wave | t 100 kHz | 0.02 | 0.03 | 0.05 | dB |
| Gain Spread at 8 MHz |  |  | - | - | $\pm 0.25$ | dB |
| Bandwidth ( -3 dB ) |  |  | 90 | 100 | - | MHz |
| Differential Gain | at 3.58 or 4.43 MHz |  | - | 0.03 | 0.05 | \% |
| Differential Phase | at 3.58 or 4.43 MHz |  | - | 0.012 | 0.025 | degrees |
| Input to Output Delay <br> Matching (chip-chip) | $75 \Omega$ source impedance at 3.579545 MHz | $\mathrm{T}_{\mathrm{A}}=25^{\circ}$ | - | - | $\pm 0.6$ | degrees |
|  |  | Full temp. | - | - | $\pm 1.0$ | degrees |
| All Hostile Crosstalk | Sweep on 3 inputs 1V p-p 4th input $10 \Omega$ to gnd at 5 MHz |  | 94 | 97 | - | dB |
| Chip Disabled Crosstalk | $14 \Omega$ on output to gnd at 10 MHz |  | 100 | 110 | - | dB |
| Input Resistance | $\overline{\mathrm{CS}}=0$ |  | - | 960 | - | $k \Omega$ |
| Input Capacitance |  | $\begin{aligned} & \overline{\mathrm{CS}}=0 \\ & \overline{\mathrm{CS}}=1 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.4 \end{aligned}$ | - | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Output Resistance |  | $\overline{C S}=0$ | - | 14 | - | $\Omega$ |
| Output Capacitance |  | $\overline{C S}=1$ | - | 15 | - | pF |
| Slew Rate | $V_{\text {IN }}=3 \mathrm{~V} p-\mathrm{p}\left(\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}\right)$ | $\begin{gathered} +S R \\ -S R \end{gathered}$ |  | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | - | V/us <br> $\mathrm{V} / \mu \mathrm{s}$ |



Fig. 1 Typical All Hostile Crosstalk Performance (14 pin DIP)


Fig. 2 Phase vs Frequency


Fig. 3 Gain vs Frequency


Fig. 4 Switching Transient (crosspoint-to-crosspoint)


Fig. 5 Switching Envelope (crosspoint-to-crosspoint)

## APPLICATION INFORMATION

As expected with any wide bandwidth circuit, the layout is critical. Good power supply regulation and bypassing are necessary, along with good high frequency design practice. Proper lead dress, component placement and PC board layout must be exercised for optimum performance.

The GX414A is non-inverting. Frequency peaking is compensated on-chip and optimised for a 60 pF load. The inputs are buffered and require $75 \Omega$ line terminating resistors when driven from $75 \Omega$ cable. The output must be buffered to drive $75 \Omega$ lines. The addition of an amplifier/buffer also allows adjustments to be made to the gain, offset and frequency response of the circuit. By reducing the load capacitance from 60 pF , the GX414A can be used to compensate for the frequency peaking of the buffer.

A typical application is shown in Figure 6 on the next page . Two GX414A devices are paralleled to form an 8x1 multiplexer switch. The three address lines make use of the A0, A1 and $\overline{\mathrm{CS}}$ inputs. If more than two devices are used in parallel, a decoder will be necessary to generate the extra address inputs. Depending on the application and the speed of the logic family employed, latches may be required for synchronization where timing and delays are important.

The active switching circuitry of the GX414A will ensure low crosstalk and high performance over an input voltage range of -1.2 V to +2.0 V .


Fig. 6 Video Multiplexer Incorporating Two GX414As

