

April 2011

FAIRCHILD

FDMS3600AS

PowerTrench[®] Power Stage Asymmetric Dual N-Channel MOSFET

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 5.6 m Ω at V_{GS} = 10 V, I_D = 15 A
- Max r_{DS(on)} = 8.5 mΩ at V_{GS} = 4.5 V, I_D = 14 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 1.6 m Ω at V_{GS} = 10 V, I_D = 30 A
- Max $r_{DS(on)}$ = 2.4 m Ω at V_{GS} = 4.5 V, I_D = 25 A
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- RoHS Compliant




General Description

This device includes two specialized N-Channel MOSFETs in a dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET (Q2) have been designed to provide optimal power efficiency.

Applications

- Computing
- Communications
- General Purpose Point of Load
- Notebook VCORE



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units	
V _{DS}	Drain to Source Voltage		25	25	V	
V _{GS}	Gate to Source Voltage	(Note 3)	±20	±20	V	
	Drain Current -Continuous (Package limited) To	_C = 25 °C	30	40		
I _D	-Continuous (Silicon limited) To	_c = 25 °C	65	155	•	
	-Continuous T,	_A = 25 °C	15 ^{1a}	30 ^{1b}	Α	
	-Pulsed		40	100		
E _{AS}	Single Pulse Avalanche Energy		50 ⁴	200 ⁵	mJ	
D	Power Dissipation for Single Operation T ₄	_A = 25 °C	2.2 ^{1a}	2.5 ^{1b}	14/	
PD	Power Dissipation for Single Operation T _A =		1.0 ^{1c}	1.0 ^{1d}	W	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to	+150	°C	

Thermal Characteristics

R_{\thetaJA}	Thermal Resistance, Junction to Ambient		50 ^{1b}	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	125 ^{1c}	120 ^{1d}	°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case 3.5 2		2	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
22OA N9OC	FDMS3600AS	Power 56	13 "	12 mm	3000 units

Z
5
~
×
ĕ
ă
Ъ
5
0,
Τ
0
٤
ē
≒.
<u> </u>
2
Ľ.
5
÷
_@
Ť
~
2
¥e
<u>6</u>
Š
B
Ö
ge

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0 \ V$	Q1	25			V
	Dialitito Source Dieakdowit voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	Q2	25			v
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C $I_D = 10 \ m$ A, referenced to 25 °C	Q1 Q2		20 18		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1 500	μΑ μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V	Q1 Q2			100 100	nA nA
On Chara	cteristics						
V	Cata to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	Q1	1.1	1.8	2.7	V
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	Q2	1	1.5	3	v
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage	$I_D = 250 \ \mu$ A, referenced to 25 °C	Q1		-6		mV/°C
ΔT_{J}	Temperature Coefficient	$I_D = 10 \text{ mA}$, referenced to 25 °C	Q2		-5	5.0	
	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, \ I_D = 15 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 14 \text{ A}$	Q1		4.3 6.2	5.6 8.5	
		$V_{GS} = 4.3 \text{ V}, \text{ I}_{D} = 14 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ I}_{D} = 15 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$	Q		5.9	8.7	
r _{DS(on)}		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 30 \text{ A}$			1.3	1.6	mΩ
		$V_{GS} = 4.5 V, I_D = 25 A$	Q2		1.3	2.4	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 30 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$	QZ		1.8	2.7	
		$V_{DS} = 5 V, I_D = 15 A$	Q1		67		
9fs	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 30 A$	Q2		171		S
Dynamic	Characteristics						
C _{iss}	Input Capacitance	Q1:	Q1		1330	1770	pF
CISS		$V_{DS} = 13 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q2		4255	5660	P1
C _{oss}	Output Capacitance	00:	Q1		358	475	pF
000		Q2: $(12)(12)(12) = 0(12)(12)(12)(12)(12)(12)(12)(12)(12)(12)$			1270	1690	+
C _{rss}	Reverse Transfer Capacitance	V _{DS} = 13 V, V _{GS} = 0 V, f = 1 MHZ	Q1		61	90	pF
			Q2 Q1	0.2	156 0.6	235	
R _g	Gate Resistance		Q2	0.2	0.0	2 3	Ω
Switching	g Characteristics						
t _{d(on)}	Turn-On Delay Time		Q1		7.9	16	ns
u(un)		Q1:	Q2		13	23	
t _r	Rise Time	V_{DD} = 13 V, I_D = 15 A, R_{GEN} = 6 Ω	Q1 Q2		2 5.3	10	ns
			Q1		19	34	
t _{d(off)}	Turn-Off Delay Time	Q2: V _{DD} = 13 V, I _D = 30 A, R _{GEN} = 6 Ω			38	60	ns
t _f	Fall Time		Q1		1.8	10	ns
1			Q2		3.9	10	
Qg	Total Gate Charge	$V_{GS} = 0$ V to 10 V Q1	Q1 Q2		19 59	27 82	nC
Q _g	Total Gate Charge	$V_{GS} = 0$ V to 4.5 V $I_D = 13$ V, $I_D = 15$ A	Q1 Q2		9 27	13 38	nC
-			Q2 Q1			50	
Q _{gs}	Gate to Source Gate Charge	Q2 V _{DD} = 13 V,	Q1 Q2		3.9 11		nC
0		$V_{DD} = 13 \text{ V},$ $I_{D} = 30 \text{ A}$	Q1		2.4		
Q _{gd}	Gate to Drain "Miller" Charge	- 00 / N	Q2		5.8	1	nC

н
ž
SS
60
P A
S
Po
≷e
Ť
rer
1 C
8
Ро
Š
Ч С
Sta
ge

Symbol	Parameter	Test Conditions	Тур	e Min	Тур	Max	Units
Drain-So	urce Diode Characteristics						
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 15 A$ (Not $V_{GS} = 0 V, I_S = 30 A$ (Not	,		0.8 0.8	1.2 1.2	V
t _{rr}	Reverse Recovery Time	Q1 I _F = 15 A, di/dt = 100 A/μs	Q1 Q2		21 32	34 51	ns
Q _{rr}	Reverse Recovery Charge	Q2 I _F = 30 A, di/dt = 300 A/µs	Q1 Q2	2	6.6 36	13 58	nC

Notes:
 1: R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.





a. 57 °C/W when mounted on a 1 in² pad of 2 oz copper



c. 125 °C/W when mounted on a minimum pad of 2 oz copper



d. 120 °C/W when mounted on a minimum pad of 2 oz copper


b. 50 °C/W when mounted on a 1 in² pad of 2 oz copper

2: Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.

3: As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.


4: E_{AS} of 50 mJ is based on starting T_J = 25 °C; N-ch: L = 1 mH, I_{AS} = 10 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L=0.3 mH, I_{AS} = 15 A.

5: E_{AS} of 200 mJ is based on starting T_J = 25 °C; N-ch: L = 1 mH, I_{AS} = 20 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L=0.3 mH, I_{AS} = 30 A.




©2011 Fairchild Semiconductor Corporation FDMS3600AS Rev.C3






FDMS3600AS Rev.C3


www.fairchildsemi.com






FDMS3600AS Rev.C3

FDMS3600AS PowerTrench[®] Power Stage



©2011 Fairchild Semiconductor Corporation FDMS3600AS Rev.C3 www.fairchildsemi.com





Typical Characteristics (continued)

SyncFET Schottky body diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS3600AS.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.







Application Information

1. Switch Node Ringing Suppression

Fairchild's Power Stage products incorporate a proprietary design* that minimizes the peak overshoot, ringing voltage on the switch node (PHASE) without the need of any external snubbing components in a buck converter. As shown in the figure 29, the Power Stage solution rings significantly less than competitor solutions under the same set of test conditions.









2. Recommended PCB Layout Guidelines

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Stage is a high power density solution and all high current flow paths, such as VIN (D1), PHASE (S1/D2) and GND (S2), should be short and wide for better and stable current flow, heat radiation and system performance. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.







Following is a guideline, not a requirement which the PCB designer should consider:

1. Input ceramic bypass capacitors C1 and C2 must be placed close to the D1 and S2 pins of Power Stage to help reduce parasitic inductance and High Frequency conduction loss induced by switching operation. C1 and C2 show the bypass capacitors placed close to the part between D1 and S2. Input capacitors should be connected in parallel close to the part. Multiple input caps can be connected depending upon the application.

2. The PHASE copper trace serves two purposes; In addition to being the current path from the Power Stage package to the output inductor (L), it also serves as heat sink for the lower FET in the Power Stage package. The trace should be short and wide enough to present a low resistance path for the high current flow between the Power Stage and the inductor. This is done to minimize conduction losses and limit temperature rise. Please note that the PHASE node is a high voltage and high frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. The reference layout in figure 31 shows a good balance between the thermal and electrical performance of Power Stage.


3. Output inductor location should be as close as possible to the Power Stage device for lower power loss due to copper trace resistance. A shorter and wider PHASE trace to the inductor reduces the conduction loss. Preferably the Power Stage should be directly in line (as shown in figure 31) with the inductor for space savings and compactness.

4. The PowerTrench[®] Technology MOSFETs used in the Power Stage are effective at minimizing phase node ringing. It allows the part to operate well within the breakdown voltage limits. This eliminates the need to have an external snubber circuit in most cases. If the designer chooses to use an RC snubber, it should be placed close to the part between the PHASE pad and S2 pins to dampen the high-frequency ringing.

5. The driver IC should be placed close to the Power Stage part with the shortest possible paths for the High Side gate and Low Side gates through a wide trace connection. This eliminates the effect of parasitic inductance and resistance between the driver and the MOSFET and turns the devices on and off as efficiently as possible. At higher-frequency operation this impedance can limit the gate current trying to charge the MOSFET input capacitance. This will result in slower rise and fall times and additional switching losses. Power Stage has both the gate pins on the same side of the package which allows for back mounting of the driver IC to the board. This provides a very compact path for the drive signals and improves efficiency of the part.


6. S2 pins should be connected to the GND plane with multiple vias for a low impedance grounding. Poor grounding can create a noise transient offset voltage level between S2 and driver ground. This could lead to faulty operation of the gate driver and MOSFET.


7. Use multiple vias on each copper area to interconnect top, inner and bottom layers to help smooth current flow and heat conduction. Vias should be relatively large, around 8 mils to 10 mils, and of reasonable inductance. Critical high frequency components such as ceramic bypass caps should be located close to the part and on the same side of the PCB. If not feasible, they should be connected from the backside via a network of low inductance vias.




SEE


DETAIL A








SIDE VIEW



(SCALE: 2X)





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 177