

# 4-Mbit (128K x 36) Pipelined SRAM with NoBL™ Architecture

### **Features**

- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Byte Write capability
- 128K x 36 common I/O architecture
- 3.3V power supply (V<sub>DD</sub>)
- 2.5V/3.3V I/O power supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- Asynchronous output enable (OE)
- · Available in lead-free 100-Pin TQFP package, lead-free and non-lead-free 119-Ball BGA package
- Burst Capability—linear or interleaved burst order
- "ZZ" Sleep mode option


### Functional Description<sup>[1]</sup>

The CY7C1350G is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent Write/Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which, when deasserted, suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 2.6 ns (250-MHz device)

Write operations are controlled by the four Byte Write Select (BW<sub>[A:D]</sub>) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




### **Selection Guide**

	250 MHz	200 MHz	166 MHz	133 MHz	100 MHz	Unit
Maximum Access Time	2.6	2.8	3.5	4.0	4.5	ns
Maximum Operating Current	325	265	240	225	205	mA
Maximum CMOS Standby Current	40	40	40	40	40	mA

## **Pin Configurations**

### 100-Pin TQFP Pinout





## Pin Configurations (continued)

## 119-Ball BGA Pinout

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	NC/18M	Α	Α	$V_{DDQ}$
В	NC/576M	CE <sub>2</sub>	Α	ADV/LD	Α	CE <sub>3</sub>	NC
С	NC/1G	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_C$	$DQP_C$	$V_{SS}$	NC	$V_{SS}$	DQPB	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	DQ <sub>B</sub>	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	OE	$V_{SS}$	$DQ_B$	$V_{DDQ}$
G	$DQ_C$	$DQ_C$	BW <sub>C</sub>	NC/9M	BW <sub>B</sub>	DQ <sub>B</sub>	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	WE	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	BW <sub>D</sub>	NC	$\overline{\text{BW}}_{\text{A}}$	$DQ_A$	$DQ_A$
M	$V_{DDQ}$	$DQ_D$	$V_{SS}$	CEN	$V_{SS}$	$DQ_A$	$V_{DDQ}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	DQP <sub>D</sub>	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQP <sub>A</sub>	$DQ_A$
R	NC/144M	Α	MODE	$V_{DD}$	NC	Α	NC/288M
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{DDQ}$	NC	NC	NC	NC	NC	$V_{DDQ}$

## **Pin Definitions**

Name	I/O	Description
A0, A1, A	Input- Synchronous	Address Inputs used to select one of the 128K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW <sub>[A:D]</sub>	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	<b>Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	
CE <sub>3</sub>	Input- Synchronous	
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.

Document #: 38-05524 Rev. \*F



### Pin Definitions (continued)

Name	I/O	Description
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the address during the clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $\overline{DQ_s}$ and $\overline{DQP_\chi}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:D]</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:D]}$ is controlled by $\overline{BW}_{[A:D]}$ correspondingly.
MODE	Input Strap pin	<b>Mode Input. Selects the burst order of the device</b> . When tied to GND selects linear burst sequence. When tied to VDD or left floating selects interleaved burst sequence.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.
NC		<b>No Connects</b> . Not internally connected to the die. 9M, 18M, 36M, 72M, 144M and 288M are address expansion pins in this device and will be used as address pins in their respective densities.

### **Functional Overview**

The CY7C1350G is a synchronous-pipelined Burst SRAM designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.6 ns (250-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) active at the rising edge of the clock. If Clock Enable ( $\overline{CEN}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable ( $\overline{WE}$ ).  $\overline{BW}_{[A:D]}$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ $\overline{LD}$  should be driven LOW once the device has been deselected in order to load a new address for the next operation.

### **Single Read Accesses**

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, (3) the Write Enable input signal  $\overline{\text{WE}}$  is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core

and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus, provided OE is active LOW. After the fi<u>rst clock</u> of the read access the out<u>put</u> buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tri-state following the next clock rise.

### **Burst Read Accesses**

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

Document #: 38-05524 Rev. \*F Page 4 of 15



On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP<sub>[A:D]</sub>. In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQs and  $\mathsf{DQP}_{[A:D]}$ (or a subset for Byte Write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the Write operation is controlled by BW<sub>[A:D]</sub> signals. The CY7C1350G provides byte write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select  $(\overline{BW}_{[A:D]})$  input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1350G is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable (OE) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:D]</sub> inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP<sub>[A:D]</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

### **Burst Write Accesses**

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are

ignored and the burst counter is incremented. The correct BW<sub>[A:D]</sub> inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>, must remain inactive for the duration of  $t_{\mbox{ZZREC}}$  after the ZZ input returns LOW.

## **Interleaved Burst Address Table** (MODE = Floating or $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Truth Table<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{BW}_{X}$	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tri-State
Continue Deselect Cycle	None	Х	L	Н	Х	Χ	Х	L	L-H	Tri-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Χ	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Χ	Χ	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Χ	Н	L	L-H	Tri-State
Dummy Read (Continue Burst)	Next	Х	L	Н	Χ	Χ	Н	L	L-H	Tri-State
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)

- 2. X ="Don't Care." H = Logic HIGH, L = Logic LOW.  $\overline{\text{CE}}$  stands for ALL Chip Enables active.  $\overline{\text{BW}}_{X}$  = L signifies at least one Byte Write Select is active,  $\overline{\text{BW}}_{X}$  = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
- 3. Write is defined by  $\overline{BW}_X$ , and  $\overline{WE}$ . See Write Cycle Descriptions table.
- 4. When a write cycle is detected, all DQs are tri-stated, even during byte writes.
  5. The DQ and DQP pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
- 6. CEN = H, inserts wait states.
- Device will power-up deselected and the DQs in a tri-state condition, regardless of OE.
- <u>QE</u> is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:D]</sub> = tri-state when QE is inactive or when the device is deselected, and DQs and DQP<sub>[A:D]</sub> = data when QE is active.

Document #: 38-05524 Rev. \*F



## **Truth Table**<sup>[2, 3, 4, 5, 6, 7, 8]</sup> (continued)

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{BW}_{X}$	OE	CEN	CLK	DQ
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tri-State
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tri-State
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	_
SNOOZE MODE	None	Х	Н	Х	Х	Х	Х	Χ	Χ	Tri-State

## Partial Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function	WE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BWA
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	Н	L	Н
Write Bytes A, B	L	Н	Н	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	L	Н	Н
Write Bytes C,A	L	Н	L	Н	L
Write Bytes C, B	L	Н	L	L	Н
Write Bytes C, B, A	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	L	Н	Н	Н
Write Bytes D, A	L	L	Н	Н	L
Write Bytes D, B	L	L	Н	L	Н
Write Bytes D, B, A	L	L	Н	L	L
Write Bytes D, C	L	L	L	Н	Н
Write Bytes D, C, A	L	L	L	Н	L
Write Bytes D, C, B	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit snooze current	This parameter is sampled	0		ns

### Note

Document #: 38-05524 Rev. \*F Page 6 of 15

<sup>9.</sup> Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done on which byte write is active.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage on  $V_{DD}$  Relative to GND......-0.5V to +4.6V Supply Voltage on  $\rm V_{DDQ}$  Relative to GND ......–0.5V to +V  $_{DD}$ DC Voltage Applied to Outputs in tri-state .....–0.5V to  $V_{DDQ}$  + 0.5V

DC Input Voltage	-0.5V to V <sub>DD</sub> + $0.5$ V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V – 5%	2.5V - 5%
Industrial	-40°C to +85°C	+10%	to V <sub>DD</sub>

## **Electrical Characteristics** Over the Operating Range<sup>[10, 11]</sup>

Parameter	Description	Test Condition	ns	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage		3.135	3.6	V	
$V_{DDQ}$	I/O Supply Voltage			2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V	
		for 2.5V I/O, I <sub>OL</sub> =1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[10]</sup>	$V_{DDQ} = 3.3V$		2.0	V <sub>DD</sub> + 0.3V	V
		$V_{DDQ} = 2.5V$		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[10]</sup>	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		$V_{DDQ} = 2.5V$		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	<b>-5</b>	5	μА	
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μΑ
		Input = $V_{DD}$		5	μΑ	
	Input Current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5		μΑ
		Input = $V_{DD}$		30	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	4-ns cycle, 250 MHz		325	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 166 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
			10-ns cycle, 100MHz		205	mA
I <sub>SB1</sub>	Automatic CE				120	mA
	Power-Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		110	mΑ
	Current—11L inputs	- IMAX = 1/1CYC	6-ns cycle, 166 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mΑ
			10-ns cycle, 100 MHz		80	mΑ
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speeds		40	mA

<sup>10.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 11.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Electrical Characteristics Over the Operating Range<sup>[10, 11]</sup> (continued)

Parameter	Description	Test Condition	Min.	Max.	Unit	
I <sub>SB3</sub>	Automatic CE	$V_{DD}$ = Max, Device Deselected, or $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz		105	mA
	Power-Down Current—CMOS Inputs		5-ns cycle, 200 MHz		95	mA
			6-ns cycle, 166 MHz		85	mA
			7.5-ns cycle, 133 MHz		75	mA
			10-ns cycle, 100 MHz		65	mA
I <sub>SB4</sub>	Automatic CE Power-Down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds		45	mA

## Capacitance<sup>[12]</sup>


Parameter	Description	Test Conditions	100 TQFP Max.	119 BGA Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V, V_{DDQ} = 3.3V$	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	7	pF

## Thermal Resistance<sup>[12]</sup>


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	test methods and procedures for	30.32	34.1	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W

### **AC Test Loads and Waveforms**

### 3.3V I/O Test Load



## 2.5V I/O Test Load



### Note

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics Over the Operating Range<sup>[17, 18]</sup>

		-250		-200		-166		-133		-100		
Parameter	Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first Access <sup>[13]</sup>	1		1		1		1		1		ms
Clock					•				•			
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		7.5		10		ns
t <sub>CH</sub>	Clock HIGH	1.7		2.0		2.5		3.0		3.5		ns
t <sub>CL</sub>	Clock LOW	1.7		2.0		2.5		3.0		3.5		ns
Output Time	es											
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		2.8		3.5		4.0		4.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.0		1.5		1.5		1.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[14, 15, 16]</sup>	0		0		0		0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[14, 15, 16]</sup>		2.6		2.8		3.5		4.0		4.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		2.6		2.8		3.5		4.0		4.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[14, 15, 16]</sup>	0		0		0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[14, 15, 16]</sup>		2.6		2.8		3.5		4.0		4.5	ns
Set-up Time	es .			I	I	I	I	ı		I	ı	
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
t <sub>WES</sub>	GW, BW <sub>X</sub> Set-Up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
t <sub>CENS</sub>	CEN Set-up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Set-Up Before CLK Rise	1.2		1.2		1.5		1.5		1.5		ns
<b>Hold Times</b>					•	•			•			
t <sub>AH</sub>	Address Hold After CLK Rise	0.3		0.5		0.5		0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.3		0.5		0.5		0.5		0.5		ns
t <sub>WEH</sub>	GW, BW <sub>X</sub> Hold After CLK Rise	0.3		0.5		0.5		0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.3		0.5		0.5		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.3		0.5		0.5		0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.3		0.5		0.5		0.5		0.5		ns

<sup>13.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above Vop minimum initially before a Read or Write operation

<sup>14.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

15. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tri-state prior to Low-Z under the same system conditions.

<sup>16.</sup> This parameter is sampled and not 100% tested.


<sup>17.</sup> Timing reference level is 1.5V when  $V_{DDQ} = 3.3V$  and is 1.25V when  $V_{DDQ} = 2.5V$ .

18. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



## **Switching Waveforms**

## Read/Write Timing<sup>[19, 20, 21]</sup>




19. For this waveform ZZ is tied LOW.

<sup>20.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW, CE<sub>2</sub> is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or CE<sub>2</sub> is LOW or  $\overline{\text{CE}}_3$  is HIGH. 21. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.




### Switching Waveforms (continued)

NOP, STALL, and DESELECT Cycles<sup>[19, 20, 22]</sup>



## **ZZ Mode Timing**<sup>[23, 24]</sup>



<sup>22.</sup> The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.

23. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

24. DQs are in high-Z when exiting ZZ sleep mode.



## **Ordering Information**


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
100	CY7C1350G-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1350G-100BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-100BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1350G-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1350G-100BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-100BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
133	CY7C1350G-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1350G-133BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-133BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1350G-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1350G-133BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-133BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
166	CY7C1350G-166AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1350G-166BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-166BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1350G-166AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1350G-166BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-166BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
200	CY7C1350G-200AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1350G-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-200BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1350G-200AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1350G-200BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-200BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
250	CY7C1350G-250AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1350G-250BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-250BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1350G-250AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1350G-250BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1350G-250BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	




## **Package Diagrams**

### 100-Pin TQFP (14 x 20 x 1.4 mm) (51-85050)







NOTE:


- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
   BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-\*B



### Package Diagrams (continued)

### 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)



ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



## **Document History Page**

	Document Title: CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05524						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	224380	See ECN	RKF	New data sheet			
*A	276690	See ECN	VBL	Changed TQFP pkg to lead-free TQFP in Ordering Info section Added comment of BG lead-free package availability			
*B	332895	See ECN	SYT	Converted from Preliminary to Final Removed 225 MHz and 100 MHz speed grades Address Expansion balls in the pinouts for 119 BGA Package was modified as per JEDEC standards Modified $V_{\rm OL}$ , $V_{\rm OH}$ test conditions Replaced TBDs for $\Theta_{\rm JA}$ and $\Theta_{\rm JC}$ to their respective values on the Thermal Resistance table Changed the package name for 100 TQFP from A100RA to A101 Removed comment on the availability of BG lead-free package Updated Ordering Information by removing Shaded Parts			
*C	351194	See ECN	PCI	Updated Ordering Information Table			
*D	419264	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$ Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information			
*E	419705	See ECN	RXU	Added 100 MHz speed grade			
*F	480368	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND. Updated the Ordering Information table.			