

PART NUMBER

D2764A-2-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

											RE	VI	SION	IS							
				L1	r R				DE	SCRI	PTIC	N				DA	TE		APP	RO	VE
				[Add new thrc	new devi	ven ice out.	ndor typ	CAGE es.	613 Edi	394 tor	ig form . Add ial cl ing CAG	d 2 hang	- 1		Aug 87		JiL	Ŵ	han
CURR	ENT	CAC	GE	C	DE	DE	67	72	68	3											
REV D	ENT (ĴΕ	co H		DE	67 	· 72'	68	3		Ŧ							Į-		
REV D PAGE 24	Ŧ			Н						3				D	D	D	D	D	D	D	D
REV D	ENT (REV PAGES	D	D D 2 3	D		D		D	D	D	_) D 3 14			D 17					
REVDPAGE24REV STATUSOF PAGESDefense ElectroSupply CenterDayton, Ohio	REV PAGES nics		D D 2 3 REPA	D 4 REC	D 5 0 8	D 6 Y	D 7	D 8	D 9	D [1]	11 11 MI This all C	2 1 dr. Dep		15 AF is a	16 Yaili	17 Able	18) R for	19 A	20 0 9 by	21	22
REV D PAGE 24 REV STATUS OF PAGES Defense Electro Supply Center Dayton, Ohio Original date Original date of drawing:	REV PAGES		D D 2 3 REPA	D 4 RED XED		D 6 Y Y	D 7 Per	D 8 ey	D 9 ,		This all C Depa	2 1 dr. Dep artn	awing artmen MICR	15 is a its a f Def	16 RY Ind Ind Ind RCUI	17 able Ager e	18 for ncies	19 USE s of	20 by the	21 ///	22 N(536
REV D PAGE 24 REV STATUS OF PAGES Defense Electron Supply Center Dayton, Ohio Original date	REV PAGES nics			D 4 RED XED		D 6 Y Y X	D 7 Ren	D 8 ey	D 9		This all Depa TITL (8K SIL	dr Dep artm	awing artmen MICR	15 is a f Def OCIF ERAS	16 Availa ind fense RCUI SABL	17 able Ager e	18 for ncies DIG	19 use s of GITA	20 by the	21 ///	22 N(536

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86

^

٠

1. SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as snown in the following example: 82005 01 Device type (1.2.1) Drawing number Case outline Lead finish per (1.2.2)MIL-M-38510 1.2.1 Device types. The device types shall identify the circuit function as follows: Device type Generic number Circuit Access Program method 01 2764-450 8192 x 8 - Bit UV EPROM 450 ns A.C 02 2764-250 8192 x 8 - Bit UV EPROM 250 ns A,C 2764A-35 03 8192 x 8 - Bit UV EPROM 350 ns В 04 2764A-25 8192 x 8 - Bit UV EPROM 250 ns В 05 8192 x 8 - Bit UV EPROM 2764A-20 200 ns В 2764-150 8192 x 8 - Bit UV EPROM 06 150 ns С 8192 x 8 - Bit UV EPROM 200 ns 07 2764-200 1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows: Outline letter Case outline Y D-10 (28-pin, 1/2" x 1-3/8"), dual-in-line package 1/ C-12 (32-terminal, .450" x .550"), chip carrier package Ζ 1/ 1.3 Absolute maximum ratings. Supply voltage, V_{CC} - - - - -- - - - - - - - --0.3 to 7.0 V 2/ -65°C to +150°C Maximum power dissipation, P_D - - - - - - - - - - - - - - Lead temperature (soldering, 10 seconds)- - - -1.0 W 300°C. Thermal resistance, junction-to-case (θ_{JC}) - - -See MIL-M-38510, appendix C Junction temperature (T_J) +150°C +175°C All input or output voltages with respect to ground for device types 03 - 05 - - - - - - --0.6 V to 6.25 V Input voltage range for device types 01, 02, 06, 07 -0.3 V dc to 7.0 V dc Vpp Supply Voltage (methods A and C)-----(method B)-------0.3 V to 22 V -0.6 V to 13 V 1/ Lid shall be transparent to permit ultraviolet light erasure. 2/ All voltages referenced to V_{SS} . SIZE DWG NO MILITARY DRAWING A 82005 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO REV PAGE D 2 **DESC FORM 193A** FE8 86

1.4 Recommended operating conditions. -55°C to +125°C -0.1 V to 0.8 V 2.0 to V_{CC} +1 4.5 V to 5.5 V Supply voltage, V_{CC} - - - - - High level program input voltage $V_{IN}(PR)$ - - - - - High level program input voltage $V_{IN}(PR)$ - - - - -21.0 V ±.5 V (Program methods A and C) 12.5 V ±0.3 V (Program method B) 2. APPLICABLE DOCUMENTS 2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-M-38510 - Microcircuits, General Specification for. STANDARD MILITARY MIL-STD-883 Test Methods and Procedures for Microelectronics. (Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein. 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.2 Truth table. The truth table shall be as specified on figure 2. 3.2.2.1 Unprogrammed or erased devices. The truth table for unprogrammed devices shall be as specified on figure 2. 3.2.2.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing. 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3. 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range. DWG NO SIZE MILITARY DRAWING 82005 A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON OHIO PAGE REV 3 D **DESC FORM 193A FEB 86**

		TABLE I. Electr	rical performance cha	racteristics	•			
			onditions	Group A	Device	Lin	its Max	Init
Test	Symbol 		<u>T_C > 125°C</u>	isubgroups	type	Min	Max	Unit
igh level output voltage	VOH	 I _{DH} = -400 μΑ	$V_{CC} = 4.5 V$ $V_{CC} = 5.25 V$	1, 2, 3	01,02 06,07 103-05	2.4		¥
	V _{OL}	I _{OL} = 2.1 mA	V _{CC} = 5.5 V	1, 2, 3	01,02 06,07	 	0.4	٧
voltage	! 		$V_{\rm CC} = 5.25 V$	-+	03-05		10.45	-
ligh level output leakage current <u>2</u> /	I ^I OH	V _{CC} = 5.5 V V _{OUT} = 5.5 V	<u>1</u> /	1, 2, 3	A11		10	μA
ligh level input current <u>2</u> /	IIH	$V_{CC} = 5.25 V$ $V_{IN} = 5.25 V$	Outputs deselected	1, 2, 3	A11		10	μA
ow level input current <u>2</u> /		V _{CC} = 5.25 V V _{IN} = 0.4 V	Output deselected	1, 2, 3	A11		- 10	μA
ourrent read	Ірр	Vpp = 5.5 V		1, 2, 3	A11		5	mA I
Supply current (standby)	ISB	lOutput open ICE = Y _{IH}	$V_{CC} = 5.5 V$ $V_{CC} = 5.25 V$	1, 2, 3	101,02 106,07 103-05		60 40	1 mA
Supply current	Icc	loutputs open IOE = CE = V _{IL}	$V_{CC} = 5.5 V$ $V_{CC} = 5.25 V$	1, 2, 3	01,02 106,07 103-05		120	mA
Low level output leakage current	IDL	V _{CC} = 5.5 V V _{OUT} = 0.1 V	<u>1</u> /	1, 2, 3	A11	- <u> </u> 	10	μA
High level input leakage current	IIIH	$V_{CC} = 5.5 V$ $V_{IN} = 5.5 V$		1, 2, 3	01,02 06,07 03,04, 05			Ι μΑ Ι Ι
Low level input leakage current	IIL	V _{CC} = 5.5 V V _{IN} = 0.1 V		1, 2, 3	1		-10	Αμ
High level input voltage	VIH	$V_{CC} = 4.5 V$	3/	1, 2, 3		2.0	6.5	V
See footnotes at	end of 1	table						
MILITAP DEFENSE ELECT						32005		

•

.

4

	TABLE	I. Electrical	performance	characteri	stics -	Con	tinued.			
Test	 Symbol 	- 55°C	$\frac{1}{2} \operatorname{T_{C}} \geq 125^{\circ}$		Group subgro 		Device type	Lim Min 	its Max 	Un
Low level input voltage	VIL	$Y_{CC} = 5.5 Y$	<u>3</u> /		1, 2,	3	A11	-0.1 	0.8	
Vpp read voltage	V _{PP} 				1, 2,	3	A11	V _{CC} 1-0.7	₩çç +1	
Input capacitance	CIN	V _{IN} = 0 V, f = T _C = 25°C	1 MHz		4		A11		6	 pF
Output capacitance <u>4</u> /	1c ₀	V _{OUT} = 0 V, f = T _C = 25 C	≖ 1 MHz		4		 A11 		12	pf
Address access time		V _{CC} = 5.25 V 2 See figure 5	<u>2/ 5/</u>		9, 10	, 11	06 05,07 01 02,04 03		150 200 450 250 350	
Chip enable access time					9, 10	, 11	06 05,07 01 02,04		150 200 450 250 350	
Output enable access time	t _{OE}	- 			19, 10	, 11	03 01 102,04, 06 105,07	15 15 10 	130 200 100 150	
CE or OE to high Z	t _{DF}				19, 10	, 11	03	0 5 0 0 0	115 150 90 60 150 150 80	1
Output hold from address change	t _{OH} _6/				9, 10	, 11	A11	0		n
 connected to 2/ Outputs shall 3/ Tests for all 4/ All pins not 5/ Equivalent ac Output load: Input rise ar Input pulse l 	VOUT be loa being t test c 1 TTL d fall levels:	inputs and \overline{OE} to ded per figure 4 and control pin ested are to be onditions (actua gate and C _L = 10 times < 20 ns. 0.4 V and 2.4 V after any desig	s. grounded. 1 load cond 0 pF.					put und	er tes	
MILITAR			SIZE			DWO	G NO	2005		
DEFENSE ELECTR		UPPLY CENTER	A	REV						

• r

3.4 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

3.5 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.

3.5.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and 4.6.

3.5.3 <u>Verification of erasure of programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_{A} = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

	SIZE	_		DWGNO			
MILITARY DRAWING	A				82005		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	D		PAGE	6	
DESC FORM 193A FEB 86			_				

с.	A da cons	ata retention stress test shall be included as part of the screening procedure and sist of the following steps:	snall											
	Marg	gin test method A												
	1.	Program greater than 95 percent of the bit locations, including the slowest progr cell (see 3.5.2).	ammin											
	2.	Bake, unbiased, for 12 hours at 200°C.												
	3.	Perform a margin test using V_{M} = V_{CC} = 6.0 V at +25°C using loose timing.												
	4.	Erase device, then program 45 percent-50 percent of the bits to a worst case speed pattern.												
	5.	Perform dynamic burn-in (see 4.2a).												
	6.	Perform a margin test using $Y_{M} = Y_{CC} = 6.0 V$ at +25°C.												
	7.	Perform 100 percent electrical testing at +125°C and -55°C. Perform 100 percent dc electricals at +25°C.	ac ai											
	8.	Erase device (see 3.5.1), except devices submitted for groups A, B, C, and D.												
	9.	Verify erasure (see 3.5.3).												
	Marg	argin test method B												
	1.	Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.												
	2.	Bake, unbiased, for 72 hours at $+140^{\circ}$ C to screen for data retention lifetime.												
	3.	Perform a margin test using $Y_M = +5.9 V$ at +25°C using loose timing (i.e., $t_{ACC} = 1 \ \mu s$).												
	4.	Perform dynamic burn-in (see 4.2a).												
	5.	Margin at $V_{M} = +5.9 V$.												
	6.	Perform electrical tests (see 4.2).												
	7.	Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.												
	8.	Verify erasure (see 3.5.3).												
	Mar	Margin test method C												
	1.													
	2.													
	3."													
	4.													
	5.	Program at 25°C with a 50 percent pattern (ex. checkboard bar) (see 3.5.2) (Prowith checkboard at wafer sort).	ogrami											
		SIZE DWG NO.												
N	HLI	TARY DRAWING A 82005												
DEFE	NSE E	ELECTRONICS SUPPLY CENTER REV D PAGE 7												

• •