

# TLV5614IYE SLAS391A – JULY 2003 – REVISED AUGUST 2003

# 2.7-V TO 5.5-V, 12-BIT QUAD DAC IN WAFER CHIP SCALE PACKAGE

# FEATURES


- Four 12-Bit D/A Converters
- Programmable Settling Time of Either 3 μs or 9 μs Typ
- TMS320<sup>™</sup> DSP Family, (Q)SPI<sup>™</sup>, and Microwire<sup>™</sup> Compatible Serial Interface
- Internal Power-On Reset
- Low Power Consumption:
  - 8 mW, Slow Mode 5-V Supply
  - 3.6 mW, Slow Mode 3-V Supply
- Reference Input Buffer
- Voltage Output Range . . . 2× the Reference Input Voltage
- Monotonic Over Temperature
- Dual 2.7-V to 5.5-V Supply (Separate Digital and Analog Supplies)
- Hardware Power Down (10 nA)
- Software Power Down (10 nA)
- Simultaneous Update

# DESCRIPTION

/MV

# APPLICATIONS

- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Industrial Process Controls
- Machine and Motion Control Devices
- Communications
- Arbitrary Waveform Generation



The TLV5614IYE is a quadruple 12-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5614IYE is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and a 12-bit DAC value. The device has provision for two supplies: one digital supply for the serial interface (via pins DV<sub>DD</sub> and DGND), and one for the DACs, reference buffers, and output buffers (via pins AV<sub>DD</sub> and AGND). Each supply is independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical application where the DAC is controlled via a microprocessor operating on a 3 V supply (also used on pins DV<sub>DD</sub> and DGND), with the DACs operating on a 5 V supply. Of course, the digital and analog supplies can be tied together.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage then DACs C and D.

The TLV5614IYE is implemented with a CMOS process and is available in a 16-terminal WCS package. The TLV5614IYE is characterized for operation from –40°C to 85°C in a wire-bonded small outline (SOIC) package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 DSP is a trademark of Texas Instruments. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



SLAS391A - JULY 2003 - REVISED AUGUST 2003




These devices have limited built-in ESD protection. The device should be placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTIONS**

	PACKAGE
ТА	WCS(1) (YE)
-40°C to 85°C	TLV5614IYE

(1) Wafer chip scale package. See Figure 17.

## FUNCTIONAL BLOCK DIAGRAM



# **Terminal Functions**

TERMIN	TERMINAL		
NAME	NO.	I/O	DESCRIPTION
AGND	9		Analog ground
AVDD	16		Analog supply
CS	6	I	Chip select. This terminal is active low.
DGND	8		Digital ground
DIN	4	Ι	Serial data input
DVDD	1		Digital supply
FS	7	I	Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5614IYE.
PD	2	I	Power down pin. Powers down all DACs (overriding their individual power down settings), and all output stages. This terminal is active low.
LDAC	3	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is low.
REFINAB	15	I	Voltage reference input for DACs A and B.
REFINCD	10	I	Voltage reference input for DACs C and D.
SCLK	5	I	Serial clock input
OUTA	14	0	DACA output
OUTB	13	0	DACB output
OUTC	12	0	DACC output
OUTD	11	0	DACD output

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	UNIT
Supply voltage, (DV <sub>DD</sub> , AV <sub>DD</sub> to GND)	7 V
Supply voltage difference, (AV <sub>DD</sub> to DV <sub>DD</sub> )	–2.8 V to 2.8 V
Digital input voltage range	-0.3 V to DV <sub>DD</sub> + 0.3 V
Reference input voltage range	-0.3 V to AV <sub>DD</sub> + 0.3 V
Operating free-air temperature range, T <sub>A</sub>	-40°C to 85°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
	5-V supply	4.5	5	5.5	
Supply voltage, AVDD, DVDD	3-V supply	2.7	3	3.3	V
1 Pade Jacob Patter Second conference M	DV <sub>DD</sub> = 2.7 V	2			
High-level digital input voltage, VIH	DV <sub>DD</sub> = 5.5 V	2.4			V
	DV <sub>DD</sub> = 2.7 V			0.6	
Low-level digital input voltage, VIL	DV <sub>DD</sub> = 5.5 V			1	V
	5-V supply <sup>(1)</sup>	0	2.048	V <sub>DD</sub> -1.5	
Reference voltage, V <sub>ref</sub> to REFINAB, REFINCD terminal	3-V supply <sup>(1)</sup>	0	1.024	V <sub>DD</sub> -1.5	V
Load resistance, RL		2	10		kΩ
Load capacitance, CL				100	pF
Serial clock rate, SCLK				20	MHz
Operating free-air temperature	TLV5614IYE	-40		85	°C

3



#### ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

#### STATIC DAC SPECIFICATIONS

STATIC	DAC SPECIFICATIONS		i					-	
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Resolution				12			bits	
	Integral nonlinearity (INL), end po	int adjusted	See Note 1			±1.5	±4	LSB	
	Differential nonlinearity (DNL)	See Note 2			±0.5	±1	LSB		
EZS	Zero scale error (offset error at zero scale)		See Note 3				±12	mV	
	Zero scale error temperature coe	fficient	See Note 4			10		ppm/°C	
EG	Gain error		See Note 5				±0.6	% of FS voltage	
	Gain error temperature coefficien	t	See Note 6			10		ppm/⁰C	
PSRR	Power supply rejection ratio Zero scale Full scale		See Notes 7 and 8			-80 -80		dB dB	
INDIVID	UAL DAC OUTPUT SPECIFICATIO	ONS							
Vo	Voltage output range		$R_L = 10 \text{ k}\Omega$		0		AV <sub>DD</sub> -0.4	V	
	Output load regulation accuracy		$R_L = 2 k\Omega$ vs 10 kΩ		0.1	0.25	% of FS voltage		
REFERI	ENCE INPUTS (REFINAB, REFINO	;D)							
VI	Input voltage range	See Note 9		0		AV <sub>DD</sub> -1.5	V		
RI	Input resistance					10		MΩ	
Cl	Input capacitance					5		pF	
	Reference feed through		REFIN = 1 $V_{pp}$ at 1 kHz + 1.024 (see Note 10)		-75		dB		
			REFIN = 0.2 V <sub>pp</sub> + 1.024 V dc	Slow		0.5			
	Reference input bandwidth		large signal Fast			1		MHz	
DIGITAL	L INPUTS (DIN, $\overline{CS}$ , $\overline{LDAC}$ , $\overline{PD}$								
IIН	High-level digital input current		$V_I = V_{DD}$				±1	μA	
۱ <sub>IL</sub>	Low-level digital input current		V <sub>I</sub> = 0 V				±1	μA	
Cl	Input capacitance					3		pF	
POWER	SUPPLY								
			5-V supply, No load,	Slow		1.6	2.4		
			Clock running, All inputs 0 V or V <sub>DD</sub>	Fast		3.8	5.6	mA	
IDD	Power supply current		3-V supply, No load,	Slow		1.2	1.8		
			Clock running, All inputs 0 V or DVD	Fast		3.2	4.8	mA	
1	Power down supply current (see	Figure 12)		-		10		nA	
(4)	11,7	<u> </u>	1			-			

(1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

(2) The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

(3) Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

(4) Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} \times 10^{6}/(T_{max} - T_{min}).$ 

(5) Gain error is the deviation from the ideal output (2  $V_{ref}$  – 1 LSB) with an output load of 10 k $\Omega$  excluding the effects of the zero-error.

(6) Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min}).$ (7) Zero-scale-error rejection ratio (EZS–RR) is measured by varying the AV<sub>DD</sub> from 5 ± 0.5 V and 3 ± 0.3 V dc, and measuring the proportion of this signal imposed on the zero-code output voltage.

(8) Full-scale rejection ratio (EG-RR) is measured by varying the AVDD from 5±0.5 V and 3±0.3 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.

(9) Reference input voltages greater than VDD/2 cause output saturation for large DAC codes

(10) Reference feedthrough is measured at the DAC output with an input code = 000 hex and a Vref (REFINAB or REFINCD) input = 1.024 Vdc + 1 Vpp at 1 kHz.

# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

ANALOG OU	TPUT DYNAMIC PERFORMA	NCE					
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
0.5	Output along as to	$C_{L} = 100 \text{ pF}, R_{L} = 10 \text{ k}\Omega,$	Fast		5		V/µs
SR	Output slew rate	$V_{O} = 10\%$ to 90%, $V_{ref} = 2.048$ V, 1024 V	Slow		1		V/µs
	Quitaut actiliant time	To $\pm$ 0.5 LSB, C <sub>L</sub> = 100 pF,	Fast		3	5.5	
t <sub>S</sub>	Output settling time	$R_L = 10 \text{ k}\Omega$ , See Notes 1 and 3	Slow		9	20	μs
<b>4</b> / S	Output settling time, code to	To $\pm$ 0.5 LSB, CL = 100 pF, RL = 10 kΩ,	Fast		1		
<sup>t</sup> s(c)	code	See Note 2	Slow		2		μs
	Glitch energy	Code transition from 7FF to 800			10		nV-sec
SNR	Signal-to-noise ratio				74		
S/(N+D)	Signal to noise + distortion	Sinewave generated by DAC,	<b>F</b> \ <i>I</i>		66		
THD	Total harmonic distortion	Reference voltage = $1.024$ at 3 V and $2.048$ at $f_s = 400$ KSPS, $f_{OUT} = 1.1$ kHz sinewave, C	-68			dB	
SFDR	Spurious free dynamic range	$R_L = 10 \text{ k}\Omega$ , BW = 20 kHz	, , .	70			
DIGITAL INP	UT TIMING REQUIREMENTS						
tsu(CS-FS)	Setup time, CS low before FS	; L		10			ns
<sup>t</sup> su(FS–CK)	Setup time, FS low before first	t negative SCLK edge		8			ns
t <sub>su</sub> (C16–FS)	Setup time, sixteenth negative rising edge of FS	e SCLK edge after FS low on which bit D0 is sa	mpled before	10			ns
tsu(C16–CS)		SCLK edge after D0 is sampled before $\overline{\text{CS}}$ risin positive edge to update the DAC, then the setup nd $\overline{\text{CS}}$ rising edge.		10			ns
<sup>t</sup> wH	Pulse duration, SCLK high			25			ns
t <sub>wL</sub>	Pulse duration, SCLK low			25			ns
<sup>t</sup> su(D)	Setup time, data ready before	SCLK falling edge		8			ns
<sup>t</sup> h(D)	Hold time, data held valid afte	r SCLK falling edge		5			ns
<sup>t</sup> wH(FS)	Pulse duration, FS high			20			ns

(1) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of FFF hex to 080 hex for 080 hex to FFF hex.

(2) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count.

(3) Limits are ensured by design and characterization, but are not production tested.



#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Timing Diagram

# **TYPICAL CHARACTERISTICS**




SLAS391A - JULY 2003 - REVISED AUGUST 2003











DIFFERENTIAL NONLINEARITY DNL – Differential Nonlinearity – LSB 0.3 0.25  $V_{CC} = 5 V$ ,  $V_{ref} = 2 V$ , SCLK = 1 MHz) 0.2 0.15 0.1 0.05 0 -0.05 -0.1 -0.15 -0.2 -0.25 -0.3 256 768 1024 1280 1536 1792 2048 2304 2560 2816 3072 3328 3584 3840 4096 0 512 **Digital Code** Figure 13 INTEGRAL NONLINEARITY INL – Integral Nonlinearity – LSB V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 2 V, SCLK = 1 MHz 0.5 0 -0.5 1h -1

-1.5 0 256 512 768 1024 1280 1536 1792 2048 2304 2560 2816 3072 3328 3584 3840 4096 Digital Code

Figure 14

# **APPLICATION INFORMATION**

#### **GENERAL FUNCTION**

The TLV5614IYE is a 12-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{2^n} [V]$$

where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^n-1$ , where n=12 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

# SERIAL INTERFACE

Explanation of data transfer: First, the device has to be enabled with  $\overline{CS}$  set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level.

The serial interface of the TLV5614IYE can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320<sup>™</sup> DSP family. Figure 15 shows an example with two TLV5614IYEs connected directly to a TMS320 DSP.




Figure 15. TMS320 Interface



SLAS391A - JULY 2003 - REVISED AUGUST 2003

If there is no need to have more than one device on the serial bus, then  $\overline{CS}$  can be tied low. Figure 16 shows an example of how to connect the TLV5614IYE to a TMS320, SPI, or Microwire port using only three pins.




Figure 16. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5614IYE. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

# SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 \left( t_{wH(min)} + t_{wL(min)} \right)} = 1.25 \text{ MHz}$$

Note that the maximum update rate is a theoretical value for the serial interface since the settling time of the TLV5614IYE has to be considered also.

## DATA FORMAT

The 16-bit data word for the TLV5614IYE consists of two parts:

- Control bits (D15...D12)
- New DAC value (D11 . . . D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A1	A0	PWR	SPD		New DAC value (12 bits)										

X: don't care

SPD: Speed control bit.  $1 \rightarrow$  fast mode  $0 \rightarrow$  slow mode

 $\mathsf{PWR}: \mathsf{Power \ control \ bit}. \quad 1 \to \mathsf{power \ down} \quad 0 \to \mathsf{normal \ operation}$ 

In power-down mode, all amplifiers within the TLV5614IYE are disabled. A particular DAC (A, B, C, D) of the TLV5614IYE is selected by A1 and A0 within the input word.

A1	A0	DAC
0	0	A
0	1	В
1	0	С
1	1	D



# USING TLV5614IYE, WAFER CHIP SCALE PACKAGE (WCSP)


- TLV5614 DIE qualification was done using a wire-bonded small outline (SOIC) package and includes: steady state life, thermal shock, ESD, latch-up, and characterization. This qualified device is orderable as TLV5614ID.
- The wafer chip-scale package (WCS), TLV5614IYE, uses the same DIE as TLV5614ID, but is not qualified. WCS qualification, including board level reliability (BLR), is the responsibility of the customer.
- It is recommended that underfill be used for increased reliability. BLR is application dependent, but may include test such as: temperature cycling, drop test, key push, bend, vibration, and package shear.

The following WCSP information provides the user of the TLV5614IYE with some general guidelines for board assembly.

- Melting point of eutectic solder is 183°C.
- Recommended peak reflow temperatures are in the 220°C to 230°C range.
- The use of underfill is required. The use of underfill greatly reduces the risk of thermal mismatch fails.

Underfill is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process is to dispense the epoxy under the dice after die attach reflow. The epoxy adheres to the body of the device and to the printed-circuit board. It reduces stress placed upon the solder joints due to the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material is highly filled with silica or other fillers to increase an epoxy's modulus, reduce creep sensitivity, and decrease the material's TCE.

The recommendation for peak flow temperatures of 220°C to 230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or circuit board pad. Lower peak temperatures may cause nonwets (cold solder joints).



B. This drawing is subject to change without notice.

Figure 17. TLV5614IYE Wafer Chip Scale Package



#### TLV5614IYE INTERFACED TO TMS320C203 DSP

#### Hardware Interfacing

Figure 18 shows an example of how to connect the TLV5614IYE to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5614IYE. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select (CS) and DAC latch update (LDAC) inputs to the TLV5614IYE. The active low power down (PD) is pulled high all the time to ensure the DACs are enabled.




Figure 18. TLV5614IYE Interfaced With TMS320C203

#### Software

The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses  $\overline{\text{LDAC}}$  low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored in a look-up table, which describes two full periods of a sine wave.

The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the tsu(C16–FS) timing requirement occurs. To avoid this, the program waits until the transmission of the previous word has been completed.

```
Processor: TMS320C203 runnning at 40 MHz
;
 Description:
;
 This program generates a differential in-phase (sine) on (OUTA-OUTB) and it's quadrature
   (cosine) as a differential signal on (OUTC-OUTD).
 The DAC codes for the signal samples are stored as a table of 64 12-bit values, describing
;
 2 periods of a sine function. A rolling pointer is used to address the table location in
;
 the first period of this waveform, from which the DAC A samples are read. The samples for
;
 the other 3 DACs are read at an offset to this rolling pointer
;
   DAC
          Function
                        Offset from rolling pointer
;
   А
          sine
                        0
:
   В
          inverse sine 16
;
   С
          cosine
                        8
;
   D
          inverse cosine24
:
 The on-chip timer is used to generate interrupts at a fixed rate. The interrupt service
;
 routine first pulses LDAC low to update all DACs simultaneously with the values which
 were written to them in the previous interrupt. Then all 4 DAC values are fetched and
;
 written out through the synchronous serial interface. Finally, the rolling pointer is
;
 incremented to address the next sample, ready for the next interrupt.
; © 1998, Texas Instruments Inc.
```

;------

SLAS391A - JULY 2003 - REVISED AUGUST 2003

;I/O and memory mapped regs	
include "read adm"	
;jump vectors	
.ps 0h	
b start	
b intl	
b int23 b timer isr;	
b timer_isr; variables	
temp .equ 0060h	
rptr .equ 0061h	
r_ptr .equ 0061h iosr_stat .equ 0062h	
DACaptr .equ 0063h DACbptr .equ 0064h	
DACb_ptr .equ 0064h	
DACc_ptr .equ 0065h DACd_ptr .equ 0066h	
;constants	_
; DAC control bits to be OR'ed onto data	
; all fast mode	
DACa_control .equ 01000h	
DACb_control .equ 05000h	
DACc_control .equ 09000h	
DACd_control .equ 0d000h ; tables	
; tables tablesds 02000h	
sinevals	
.word 00800h	
.word 0097Ch	
.word 00AE9h	
.word 00C3Ah	
.word 00D61h .word 00E53h	
.word 00F07h	
.word 00F76h	
.word 00F9Ch	
.word 00F76h	
.word 00F07h	
.word 00E53h .word 00D61h	
.word 00C3Ah	
.word 00AE9h	
.word 0097Ch	
word 00800h	
.word 00684h	
.word 00517h .word 003C6h	
.word 0029Fh	
.word 001ADh	
.word 000F9h	
.word 0008Ah	
.word 00064h .word 0008Ah	
.word 0008Ah .word 000F9h	
.word 001ADh	
.word 0029Fh	
.word 003C6h	
.word 00517h	
.word 00684h .word 00800h	
.word 0097Ch	
.word 00AE9h	
.word 00C3Ah	
.word 00D61h	
.word 00E53h	
.word 00F07h .word 00F76h	
.word 00F76h .word 00F9Ch	
.word 00F76h	
.word 00F07h	
.word 00E53h	
.word 00D61h	
.word 00C3Ah	
.word 00AE9h	

SLAS391A - JULY 2003 - REVISED AUGUST 2003



LASSITA - JULI ZU	JUS - REVISED AUGUST 2003
.word 00	97Ch
.word 00	800h
.word 00	
.word 00	517h
.word 00	3C6h
.word 00	29Fh
.word 001	1ADh
.word 00	0F9h
.word 00	08Ah
.word 00	064h
.word 00	08Ah
.word 00	
.word 00	1ADh
.word 00	29Fh
.word 00	3C6h
.word 00	517h
.word 00	684h
Main Progra	
.ps	1000h
.entry	
tart 	
disable int	cerrupts
setc	INTM ; disable maskable interrupts
splk	#Offffh, IFR; clear all interrupts
splk	#0004h, IMR; timer interrupts unmasked
Timer rate 80 kHz 50 kHz	or TMS320C203 with 40MHz main clock TDDR PRD 9 24 (18h) 9 39 (27h)
ord_val.equ	
cr_val.equ	0029h
splk	#0000h, temp; clear timer
	temp, TIM
	#prd val, temp; set PRD
out	temp, PRD
	#tcr val, temp; set TDDR, and TRB=1 for auto-reload
out	temp, TCR
	IOO/1 as outputs to be :
IOO CS - i	and set high
	- and set high
in	temp, ASPCR; configure as output
lacl	temp
or	2003h
sacl	temp
out	temp, ASPCR
in	temp, IOSR; set them high
lacl	temp
or	#0003h
sacl	temp
out	temp, IOSR
set up seri	ial port for
SSPCR.TXM=1	1 Transmit mode - generate FSX
SSPCR.TXM=1 SSPCR.MCM=1	1 Transmit mode – generate FSX 1 Clock mode – internal clock source
SSPCR.MCM=1 SSPCR.FSM=1	1 Transmit mode – generate FSX 1 Clock mode – internal clock source 1 Burst mode
SSPCR.MCM=1 SSPCR.FSM=1	1 Transmit mode - generate FSX 1 Clock mode - internal clock source 1 Burst mode
SSPCR.MCM=1 SSPCR.FSM=1 	<pre>I Transmit mode - generate FSX I Clock mode - internal clock source I Burst mode #0000Eh, temp</pre>
SSPCR.MCM=1 SSPCR.FSM=1  splk out	<pre>I Transmit mode - generate FSX I Clock mode - internal clock source I Burst mode #0000Eh, temp temp, SSPCR; reset transmitter</pre>
SSPCR.MCM=1 SSPCR.FSM=1 	<pre>I Transmit mode - generate FSX I Clock mode - internal clock source Burst mode #0000Eh, temp temp, SSPCR; reset transmitter #0002Eh, temp</pre>
SSPCR.MCM=1 SSPCR.FSM=1  splk out	<pre>I Transmit mode - generate FSX I Clock mode - internal clock source I Burst mode #0000Eh, temp temp, SSPCR; reset transmitter</pre>

; --



; reset the rolling pointer ;------#000h lacl r\_ptr sacl \_\_\_\_\_ ; enable interrupts clrc INTM ; enable maskable interrupts ; loop forever! \_\_\_\_\_ ;----next idle ;wait for interrupt b next ;all else fails stop here ;-----done b done ; hang there ; Interrupt Service Routines int1 ret ; do nothing and return int23 ret ; do nothing and return timer isr: in iosr\_stat, IOSR; store IOSR value into variable space lacl iosr stat ; load acc with iosr status #0FFFDh ; reset IO1 - LDAC low and sacl temp ; out temp, IOSR; #0002h ; set IO1 - LDAC high or sacl temp ; out temp, IOSR; #0FFFEh ; reset IOO - CS low and sacl temp ; temp, IOSR; out lacl r\_ptr ; load rolling pointer to accumulator #sinevals ; add pointer to table start add adu "~-sacl DACa\_ptr ; to get a pointer for next DAC a sample add #08h ; add 8 to get to DAC C pointer sacl DACc\_ptr add #08h ; add 8 to get to DAC B pointer sacl DACb\_ptr add #08h ; add 8 to get to DAC D pointer sacl DACd ptr mar \*,ar0 ; set ar0 as current AR ; DAC A lar ar0, DACa\_ptr; ar0 points to DAC a sample \* ; get DAC a sample into accumulator lacl #DACa\_control ; OR in DAC A control bits or sacl temp ; out temp, SDTR; send data ;-----; We must wait for transmission to complete before writing next word to the SDTR.; TLV5614/04 interface does not allow the use of burst mode with the full packet; rate, as we need a CLKX -ve edge to clock in last bit before FS goes high again,; to allow SPI compatibility.



SLAS391A - JULY 2003 - REVISED AUGUST 2003

rpt #016h ; wait long enough for this configuration ; of MCLK/CLKOUT1 rate nop ; DAC B ar0, dacb\_ptr; ar0 points to DAC a sample lar lacl \* ; get DAC a sample into accumulator or #DACb\_control ; OR in DAC B control bits sacl temp ; temp, SDTR; send data out rpt #016h ; wait long enough for this configuration ; of MCLK/CLKOUT1 rate nop ; DAC C lar ar0, dacc ptr; ar0 points to dac a sample lacl ; get DAC a sample into accumulator \* #DACc control; OR in DAC C control bits or sacl temp ; temp, SDTR; send data out #016h ; wait long enough for this configuration rpt ; of MCLK/CLKOUT1 rate nop ; DAC D ar0, dacd\_ptr; ar0 points to DAC a sample lar \* ; get DAC a sample into accumulator lacl #dacd control; OR in DAC D control bits or sacl temp temp, SDTR; send data out lacl r\_ptr ; load rolling pointer to accumulator #1ħ add ; increment rolling pointer ; count 0-31 then wrap back round #001Fh and sacl r ptr ; store rolling pointer ; wait long enough for this configuration rpt #016h ; of MCLK/CLKOUT1 rate nop ; now take CS high again lacl iosr stat ; load acc with iosr status ; set IOO - CS high #000<u>1</u>h or sacl temp ; temp, IOSR; out ; re-enable interrupts clrc intm ret ; return from interrupt .end

# TLV5614IYE INTERFACED TO MCS®51 MICROCONTROLLER

#### Hardware Interfacing

Figure 19 shows an example of how to connect the TLV5614IYE to an MCS<sup>®</sup>51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update (LDAC), chip select (CS) and frame sync (FS) signals for the TLV5614IYE. The active low power down pin (PD) of the TLV5614IYE is pulled high to ensure that the DACs are enabled.




Figure 19. TLV5614IYE Interfaced With MCS<sup>®</sup>51

#### Software

The example is the same as for the TMS320C203 in this data sheet, but adapted for a MCS<sup>®</sup>51 controller. It generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal is the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses  $\overline{\text{LDAC}}$  low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored as a look-up table, which describes one full period of a sine wave.

The serial port of the controller is used in Mode 0, which transmits 8 bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5614IYE. The CS and FS signals are provided in the required fashion through control of IO port 3, which has bit addressable outputs.

```
Processor: 80C51
; Description:
 This program generates a differential in-phase
(sine) on (OUTA-OUTB) ; and it's quadrature (cosine)
as a differential signal on (OUTC-OUTD).
 © 1998, Texas Instruments Inc.
;
      GENIO
NAME
MAIN
      SEGMENT
                   CODE
ISR
      SEGMENT
                   CODE
SINTBL SEGMENT
                    CODE
VAR1
      SEGMENT
                   DATA
STACK SEGMENT
                   IDATA
; Code start at address 0, jump to start
 _____
            ___
               _____
                          _____
   CSEG AT
              0
   LJMP start
                       ; Execution starts at address 0 on power-up.
   _____
; -
```

SLAS391A - JULY 2003 - REVISED AUGUST 2003



; Code in the timer0 interrupt vector ;-----CSEG AT OBH LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh ;------; Global variables need space allocated ;-----\_\_\_\_\_ RSEG .... temp\_ptr: DS 1 temp\_tr: DS 1 \_\_\_\_\_ :-----; Interrupt service routine for timer 0 interrupts \_\_\_\_\_ ; RSEG ISR timer0isr: PUSH PSW PUSH ACC ; pulse LDAC low TNT1 CLR ; to latch all 4 previous values at the same time ; 1st thing done in timer isr => fixed period SETB INT1 CLR TΟ ; set CS low ; The signal to be output on each DAC is a sine function. One cycle of a sine wave is ; held in a table @ sinevals as 32 samples of msb, lsb pairs (64 bytes). ; We have ; one pointer which rolls round this table, rolling\_ptr incrementing by ; 2 bytes (1 sample) on each interrupt (at the end of this routine). ; The DAC samples are read at an offset to this rolling pointer: ; DAC Function Offset from rolling\_ptr ; A sine 0 ; B inverse sine 32 ; C ; D cosine 16 inverse cosine48 MOV DPTR, #sinevals; set DPTR to the start of the table of sine signal values R7,rolling\_ptr; R7 holds the pointer into the sine table MOV ; get DAC A msb ; msb of DAC A is in the ACC MOV A,R7 MOVC A, @A+DPTR ; transmit it - set FS low CLR т1 SBUF,A ; send it out the serial port MOV TNC R7 ; increment the pointer in R7 A,R7 ; to get the next byte from the table A,@A+DPTR ; which is the lsb of this sample, now in ACC MOV MOVC A MSB TX: JNB TI,A\_MSB\_TX ; wait for transmit to complete ; clear for new transmit ; and send out the lsb of DAC A CLR TI MOV SBUF,A ; DAC C next ; DAC C codes should be taken from 16 bytes (8 samples) further on ; in the sine table - this gives a cosine function ; pointer in R7 MOV A,R7 A,#0FH ; add 15 - already done one INC A,#03FH ; wrap back round to 0 if > 64 A,#0FH ADD ANT. ; pointer back in R7 MOV R7.A A,@A+DPTR ; get DAC C msb from the table A,#01H ; set control bits to DAC C address MOVC ORL A LSB TX: JNB TI, A LSB TX ; wait for DAC A lsb transmit to complete SETB T1 ; toggle FS CLR T1 ; clear for new transmit CLR ͲТ SBUF,A; and send out the msb of DAC CR7; increment the pointer in R7A,R7; to get the next byte from the tableA,@A+DPTR; which is the lsb of this sample, now in ACC MOV INC MOV MOVC C MSB TX: TI,C MSB TX ; wait for transmit to complete JNB ; clear for new transmit CLR ΤI ; and send out the lsb of DAC C MOV SBUF,A

; DAC B next ; DAC B codes should be taken from 16 bytes (8 samples) further on ; in the sine table - this gives an inverted sine function MOV A,R7 ; pointer in R7 A,#0FH ; add 15 - already done one INC ADD ; wrap back round to 0 if > 64 ANL A,#03FH ; pointer back in R7 MOV R7,A ; get DAC B msb from the table ; set control be MOVC A, @A+DPTR ORL A,#02H ; set control bits to DAC B address C LSB TX: TI, C LSB TX ; wait for DAC C lsb transmit to complete JNB SETB T1 ; toggle FS CT.R т1 CLR ΤI ; clear for new transmit MOV SBUF,A ; and send out the msb of DAC B ; get DAC B LSB ; increment the pointer in R7 INC R7 MOV A,R7 ; to get the next byte from the table MOVC A, @A+DPTR ; which is the lsb of this sample, now in ACC B MSB TX: JNB TI,B\_MSB\_TX ; wait for transmit to complete ; clear for new transmit SBUF,A ; and send out the lsb of DAC B CLR TI MOV ; DAC D next ; DAC D codes should be taken from 16 bytes (8 samples) further on ; in the sine table - this gives an inverted cosine function MOV ; pointer in R7 A,R7 ; add 15 - already done one INC ADD A,#0FH ANT. A,#03FH ; wrap back round to 0 if > 64 ; pointer back in R7 ; get DAC D msb from the table ; set control bits to DAC D address MOV R7,A A,@A+DPTR MOVC A,#03H ORT B LSB TX:  $\texttt{TI,B\_LSB\_TX}$  ; wait for DAC B lsb transmit to complete JNB T1 SETB ; toggle FS CLR Т1 TI ; clear for new transmit CLR MOV SBUF, A ; and send out the msb of DAC D R7; increment the pointer in R7A,R7; to get the next byte from the tableA,@A+DPTR; which is the lsb of this sample, now in ACC INC MOV MOVC D MSB TX: JNB TI,D\_MSB\_TX ; wait for transmit to complete ; clear for new transmit CLR ΤI ; and send out the lsb of DAC D MOV SBUF,A ; increment the rolling pointer to point to the next sample ; ready for the next interrupt MOV A, rolling ptr A,#02H ; add 2 to the rolling pointer A,#03FH ; wrap back round to 0 if > 64 rolling\_ptr,A; store in memory again ADD A,#03FH ANT. MOV D LSB TX: JNB TI,D LSB TX ; wait for DAC D lsb transmit to complete TI ; clear for next transmit CLR Τ1 SETB ; FS high ; CS high SETB TO POP ACC POP PSW RETI ; Stack needs definition \_\_\_\_\_ RSEG STACK ; 16 Byte Stack! DS 10h

SLAS391A - JULY 2003 - REVISED AUGUST 2003



;		
,	ogram code	
RSEG	MAIN	
start:	1 11 11 1	
MOV	<pre>SP,#STACK-1 ;</pre>	first set Stack Pointer
CLRA		
MOV		set serial port 0 to mode 0
MOV	TMOD, #02H ;	set timer 0 to mode 2 - auto-reload
MOV		set TH0 for 5kHs interrupts
SETB		set LDAC = 1
SETB SETB		set FS = 1 set CS = 1
SETB		enable timer 0 interrupts
SETB		enable all interrupts
MOV	rolling ptr,A;	set rolling pointer to 0
SETB	TR0 ;	start timer 0
always:		
SJMP	always ;	while(1) !
RET		
		samples used as DAC data
;		
RSEG	SINTBL	
aine	vals:	
	W 01000H	
	W 0903EH	
	W 05097H	
D	W 0305CH	
D	W 0B086H	
D		
D		
	W OFO6EH	
D	W 0F039H W 0F06EH	
	W OFOEDH W OFOEDH	
D		
D D	W 0B086H	
D	W 0B086H W 0305CH	
D	W 0305CH	
ם ם ם	W 0305CH W 05097H W 0903EH	
ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H	
ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H	
ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H	
ם ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H	
ם ם ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 040F9H	
ם ם ם ם ם ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 040F9H	
ם ם ם ם ם ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 02063H W 040F9H W 080B5H W 0009FH	
ם ם ם ם ם ם ם ם ם ם ם ם	W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 02063H W 040F9H W 080B5H W 0009FH	
ת ת ת ת ת ת ת ת ת ת ת ת ת	<pre>W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 040F9H W 080B5H W 0009FH W 0009FH W 00051H W 00026H W 00051H</pre>	
ם ם ם ם ם ם ם ם ם ם ם ם ם ם	<pre>W 0305CH W 05097H W 0903EH W 01000H W 06021H W 0A0E8H W 0C063H W 040F9H W 080B5H W 080B5H W 0009FH W 00051H W 00026H W 00051H W 0009FH</pre>	

DW 06021H END

DW

DW

DW

040F9H

0C063H 0A0E8H



www.ti.com

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TLV5614IYE	ACTIVE	DIESALE	YE	16		TBD	Call TI	Call TI	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated