

### AM2946, AM2947

#### Octal Three-State Bidirectional Bus Transceivers

The AM2946 and AM2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive, determines the directions of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

### Am2946/Am2947

Octal Three-State Bidirectional Bus Transceivers

#### DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems; PNP inputs reduce input loading
- V<sub>CC</sub> 1.15V<sub>OH</sub> interfaces with TTL, MOS and CMOS
- 48mA, 300pF bus drive capability; Low power 8mA per bidirectional bit
- Am2946 inverting transceivers; Am2947 noninverting transceivers; Transmit/Receive and Chip Disable simplify control logic
- Bus port stays in hi-impedance state during power up/


#### GENERAL DESCRIPTION

The Am2946 and Am2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage ( $V_{OH}$ ) is specified at  $V_{CC}$  – 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

#### **BLOCK DIAGRAM**




BD002530

Am2946 has inverting transceivers.

05406A


#### CONNECTION DIAGRAM Top View

D-20-1




Note: Pin 1 is marked for orientation

#### LOGIC SYMBOL



LS001060


#### METALLIZATION AND PAD LAYOUT



DIE SIZE .069" x .089" Note: The Am2946 has inverting transceivers

#### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type Bidirectional Bus Transceivers

# Valid Combinations PC Am2946 DC, DCB, DM, Am2947 DMB XC

#### Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

	PIN DESCRIPTION							
Pin No.	Name	1/0	Description					
	A <sub>0</sub> -A <sub>7</sub>	1/0	A port inputs/outputs are receiver output drivers when T/R is LOW and are transmit inputs when T/R is HIGH.					
	B <sub>0</sub> -B <sub>7</sub>	1/0	B port inputs/outputs are transmit output drivers when T/R is HIGH and receiver inputs when T/R is LOW.					
9	CD	- 1	Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, CS).					
11	T/Ā	T	Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A port is the input and B port is the output. With T/R LOW A port is the output and B port is the input.					

#### **FUNCTION TABLE**

Inputs		Condition	8
Chip Disable	L	L	Н
Transmit/Receive	L	Н	X
A Port	Out	ln	HI-Z
B Port	In	Out	HI-Z

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Supply Voltage
Input Voltage
Output Voltage
Lead Temperature (Solder, 10 seconds)300°

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**


Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits or	ver which the function-
ality of the device is guaranteed.	


#### DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description		Test Conditions		Min	Typ (Note 1)	Max	Unite		
A PORT (A <sub>0</sub> -A <sub>7</sub>										
VIH.	Logical "1" Input Voltage		CD = VIL MAX, T	/R = 2.0V			2.0			Volts
			CD = VILMAX			COM'L			0.8	Valta
VIL	Logical "0" Input Voltage		T/R = 2.0V			MIL			0.7	Volts
		CD = VI	CD = VIL MAX.		IOH =	-0.4mA	VCC - 1.15	V <sub>CC</sub> - 0.7		Volts
VOH	Logical "1" Output Voltage		$T/\overline{R} = 0.8V$		IOH =	-3.0mA	2.7	3.95	allesi wendi	
			CD = VIL MAX,	IOL = 12mA				0.3	0.4	2:50:00
VOL	Logical "0" Output Voltage		T/R = 0.8V	/R = 0.8V COM'L IOL = 24mA			0.35	0.50	Volts	
los	Output Short Circuit Current		CD = V <sub>IL</sub> MAX, T V <sub>CC</sub> = MAX, Note	$\sqrt{R} = 0.8V, V_{O}$	= 0V,		-10	-38	-75	mA
ин	Logical "1" Input Current		CD = VIL MAX, T	/A = 2.0V, VI	= 2.7V			0.1	80	μΑ
lı .	Input Current at Maximum Input	t Voltage	CD = 2.0V, VCC	MAX, VI - VCC	MAX				1	mA
IL .	Logical "0" Input Current		CD = VIL MAX, T	/R = 2.0V, VI	- 0.4V			-70	-200	μА
Vc.	Input Clamp Voltage		CD = 2.0V, I <sub>IN</sub> = -12mA			-0.7	-1.5	Volts		
0.45				- Colliniar	Vo = (	0.4V			-200	
lop	Output/Input 3-State Current		CD = 2.0V		VO = 4	4.0V			80	μА
B PORT (Bo-B7	)		1							
ViH	Logical "1" Input Voltage		CD = VIL MAX, T	/R = VIL MAX			2.0			Volts
1565 4	P. F. STAN FOLK STREET STREET STREET STREET		CD = VIL MAX,			COM'L			0.8	Volts
VIL	Logical "0" Input Voltage		T/R = VIL MAX			MIL			0.7	Volts
				-0.4mA	Vcc-1.15	Vcc-0.8		Volt		
VoH	Logical "1" Output Voltage		$CD = V_{\parallel L} MAX$ , $T/\overline{R} = 2.0V$		-5.0mA	2.7	3.9			
011					IOH =	–10mA	2.4	3.6		
			CD = V <sub>IL</sub> MAX, (OL = 20mA			0.3	0.4			
VOL	Logical "0" Output Voltage		T/R = 2.0V		IOL =	48mA		0.4	0.5	Volts
los	Output Short Circuit Current		CD = VIL MAX, T		= 0V		-25	-50	-150	mA
ін	Logical "1" Input Current		CD = VIL MAX, T		V <sub>1</sub> = 2.7	7V		0.1	80	μА
1	Input Current at Minimum Input	Voltage	CD = 2.0V, VCC	- MAX, VI = VC	C MAX	70.00 F.			1	mA
HL.	Logical "0" Input Current		CD = VIL MAX, T/R = VIL MAX, VI = 0.4V			-70	-200	μΑ		
Vc	Input Clamp Voltage		CD = 2.0V, IIN =	- 12mA		****		-0.7	-1.5	Volts
			rada elebera		Vo =	0.4V			-200	- 1
Ico	Output/Input 3-State Current		CD = 2.0V		VO =	4.0V			200	μΑ
CONTROL INPU	JTS CD, T/R							CONTRACTOR OF THE PARTY OF THE		
VIH	Logical "1" Input Voltage						2.0			Volts
1 7						COM, F			0.8	
VIL	Logical "0" Input Voltage					MIL			0.7	Volts
ін .	Logical "1" Input Current		V <sub>I</sub> = 2.7V					0.5	20	μA
lı .	Input Current at Maximum Input	t Voltage						1.0	mA	
	Landard Maria Comment	107	V = 0.4V			T/Ā		-0.1	-0.25	mA
ИL	Logical "0" Input Current	V <sub>1</sub> = 0.4V		CD		-0.1	-0.25			
V <sub>C</sub>	Input Clamp Voltage		I <sub>IN</sub> = -12mA					-0.8	-1.5	Volt
POWER SUPPL	Y CURRENT						7			
7100		Am2946	$CD = V_1 = 2.0V,$					70	100	
Q	AND THE PROPERTY OF THE PROPER		$CD = 0.4V$ , $V_{INA} = T/\overline{R} = 2.0V$ , $V_{CC} = MAX$			100	150	mA		
loc ·	Power Supply Current	Am29479	CD = 2.0V, V <sub>I</sub> = 0					70	100	
	Am2947B		CD = VINA = 0.4V, T/R = 2.0V, VCC = MAX			90	140			

#### SWITCHING TEST CIRCUIT

#### SWITCHING TIME WAVEFORM






Note: C<sub>1</sub> includes test fixture capacitance.

 $t_r = t_f < 10$ ns 10% to 90%

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.



S FORT TRIL 1.5V

VATIL 1.5V


VATIL 1.5V

VEFO03110

Note: C2 and C3 include test fixture capacitance.

 $t_f = t_f < 10$ ns 10% to 90%

Figure 2. Propagation Delay from  $T/\overline{\mbox{\bf R}}$  to A Port or B Port.



PORT 1.5V VF003011

Note:  $C_4$  includes test fixture capacitance. Port input is in a fixed logical condition.

 $t_f = t_f < 10$ ns 10% to 90%

Figure 3. Propagation Delay from CD to A Port or B Port.

### SWITCHING CHARACTERISTICS (T<sub>A</sub> = $\pm 25^{\circ}$ C, V<sub>CC</sub> = 5.0V) Am2946

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
<sup>†</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	8	12	ns
<sup>†</sup> PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R} = 0.4V$ (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	11	16	ns
tplza	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	10	15	ns
l <sub>PHZA</sub>	Propagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	8	15	ns
lpzla	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	19	25	ns
PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 30pF$	19	25	ns
	B PORT DAT	A/MODE SPECIFICATIONS			
<sup>†</sup> PDHLB	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, $T/\overline{R}$ = 2.4V (Figure 1) $R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	12	18	ns
t <sub>РОГНВ</sub>	Propagation Delay to a Logical "1" from	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$ $CD = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 1) $R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	7 15	20	ns
TOCHO	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	9	12 16 15 15 25 25 25	ns
PLZ8	Propagation Delay from a Logical "0" to 3-State from CD to B Port	$A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	13	18	ns
tpHZB	Propagation Delay from a Logical "1" to 3-State from CO to B Port	$A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	8	15	ns
PZLB	Propagation Delay from 3-State to a Logical "0" from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF	25	35	ns
		$S_3 = 1$ , $R_5 = 667\Omega$ , $C_1 = 45pF$	16	22	ns
PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	22	35	ns
	L	S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>1</sub> = 45pF	14	22	ns
	TRANSMIT RECI	EIVE MODE SPECIFICATIONS			
<sup>†</sup> TRL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	23	33	ns
тян	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 0$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 0$ , $R_3 = 5k$ , $C_2 = 30pF$	22	33	ns
'ATL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 300pF$ $S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	26	35	ns
ятн	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$ , $R_4 = 1k$ , $C_3 = 300pF$ $S_2 = 0$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	27	35	ns

Note: 1. All typical values given are for  $V_{\rm CC}=5.0V$  and  $T_{\rm A}=25^{\circ}{\rm C}.$  2. Only one output at a time should be shorted.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2946

K. MANAGER METERS (M. M.) A STABLE CONT.	A STATE OF THE PROPERTY OF THE			MILITARY Am2946	
Parameter	Description	Test Conditions	Max	Max	Units
Parameter		ORT DATA/MODE SPECIFICATIONS			
PDHLA	Propagation Delay to a Legical "0" from E Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	16	19	ns
POLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/R = 0.4V$ (Figure 1) $R_1 = 1k$ , $R_2 = 5k$ , $C_1 = 30pF$	20	23	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	18	21	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B <sub>0</sub> to B <sub>7</sub> = 0.4V, T/R = 0.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	18	21	ns
	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/R = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	28	33	ns
PZJA	Propagation Delay from 2-State to a Logical ":" from CD to A Port	Bo to B <sub>7</sub> = 0.4V, $T/\overline{R} = 0.4V$ (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>4</sub> = 30pF	28	33	ns
DZHV	a Logical ":" from CD to A Port	ORT DATA/MODE SPECIFICATIONS	3		
	And the second s	CD = 0.4V, T/R = 2.4V (Figure 1)		29	ns
	Propagation Delay to a Logical	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	24		
PDHLB	"0" from A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	16	19	ns
	The second secon	$CD = 0.4V, T/\overline{R} = 2.4V \text{ (Figure 1)}$	25	30	ns
	Propagation Delay to a Logical "1" from A Port to B Port	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$		22	ns
tPDLHB		$R_1 = 367\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	19		113
tpi.ZB	Propagation Delay from a Logical "0" to 3-State from CD to 3 Port	$A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	23	26	ns
t <sub>PHZB</sub>	Propagation Delay from a Logical	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	18	, 21	ns
41120	1 to sistate not to be to be	Ao to A7 = 2.4V, T/R = 2.4V(Figure 3)	38	43	ns
	Propagation Dalay from 3-State to	$S_3 = 1$ , $R_5 = 100\Omega$ , $C_4 = 300pF$	36	43	
tpzlb	a Logical "0" from CD to B Port	S <sub>3</sub> = 1, R <sub>5</sub> = 867Ω, C <sub>4</sub> = 45pF	26	30	ns
		Ao to A7 = 0.4V, T/R = 2.4V(Figure 3)	38	43	ns
tpzhB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	26	30	ns
		S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>4</sub> = 45pF ISMIT RECEIVE MODE SPECIFICATI			
		CD = 0.4V (Figure 2)	T	1	1
<sup>†</sup> TRL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	38	43	ns
tteh	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 0$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 0$ , $R_3 = 5k$ , $C_2 = 30pF$	38	43	ns
tarl	Propagation Delay from Receive Mode to Transmit a Logical "0", T/B to B Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 300pF$ $S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	41	47	ns
terh	Propagation Delay from Receivs Mode to Transmit a Logical "1". T/B to B Port	CD = 0.4V (Figure 2) S <sub>1</sub> = 0, R <sub>4</sub> = 1k, C <sub>3</sub> = 300pF S <sub>2</sub> = 0, R <sub>3</sub> = 300Ω, C <sub>2</sub> = 5pF	41	47	n

## SWITCHING CHARACTERISTICS (TA = $\pm 25^{\circ}$ C, V<sub>CC</sub> = 5.0V) Am2947

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS		100-10	
1PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	14	18	ns
PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	13	18	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	11	15	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	8	15	ns
PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	19	25	ns
PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 30pF$	19	25	ns
100	B PORT DAT	A/MODE SPECIFICATIONS			
t <sub>РDHLВ</sub>	Propagation Delay to a Logical "0" from	CD = 0.4V, $T/\overline{R}$ = 2.4V (Figure 1) $R_1 = 100\Omega$ , $R_2 = 1$ k, $C_1 = 300$ pF	18	23	ns
PUNLB	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	11	18	ns
	Propagation Delay to a Logical "1" from	CD = 0.4V, $T/\overline{R}$ = 2.4V (Figure 1) $R_1 = 100\Omega$ , $R_2 = 1$ k, $C_1 = 300$ pF	16	23	ns
tPDLHB	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	11	18 18 15 15 25 25 25	ns
t <sub>PLZB</sub>	Propagation Delay from a Logical "0" to 3-State from CD to B Port	$A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	. 13	18	ns
tрнzв	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> , = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF	25	35	ns
tPZLB	from CD to B Port	$R_3 = 1$ , $R_5 = 667\Omega$ , $C_1 = 45pF$	16	22	ns
	Propagation Delay from 3-State to a Logical "1"	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	26	-	ns
tрzнв	from CD to B Port	S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>1</sub> = 45pF	14	22	ns
	TRANSMIT REC	EIVE MODE SPECIFICATIONS		- 1000	-
		CD = 0.4V (Figure 2)			T
tTRL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	28	38	ns
t <sub>TRH</sub>	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) S <sub>1</sub> = 1, R <sub>4</sub> = 100Ω, C <sub>3</sub> = 5pF S <sub>2</sub> = 0, R <sub>3</sub> = 5k, C <sub>2</sub> = 30pF	28	38	ns
<b>t</b> ATL	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $B_4 = 100\Omega$ , $C_3 = 300pF$ $S_2 = 0$ , $B_3 = 300\Omega$ , $C_2 = 5pF$	31	40	ns
<b>Ч</b> ятн	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) S <sub>1</sub> = 0. R <sub>4</sub> = 1k, C <sub>3</sub> = 300pF S <sub>2</sub> = 1, R <sub>3</sub> = 300Ω, C <sub>2</sub> = 5pF	31	40	ns

Note: 1. All typical values given are for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.
2. Only one output at a time should be shorted.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2947

			COMMERCIAL Am2947	MILITARY Am2947	
Parameter	Description	Test Conditions	Max	Max	Units
Parameter		ORT DATA/MODE SPECIFICATIONS			
PDHLA	Propagation Delay to a Logical	$CD = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k$ , $R_2 = 5k$ , $C_1 = 30pF$	21	24	ns
PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/R = 0.4V$ (Figure 1) $R_1 = 1k$ , $R_2 = 5k$ , $C_1 = 30pF$	21	24	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/R = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	18	21	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/R = 0.4V$ (Figure 3) $S_2 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	18	21	ns
PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/R = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	28	33	ns
	Propagation Delay from 3-State to a Logical "1" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 30pF$	28	33	ns
PZHA	a Logical "1" from CD to A Port	ORT DATA/MODE SPECIFICATIONS			
		CD = 0.4V, T/R = 2.4V (Figure 1)	28	34	ns
DOU! B	Propagation Delay to a Logical "0" from A Port to B Port	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	22	25	ns
DHLB		$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	22	25	+
	Propagation Delay to a Logical	CD = 0.4V, T/R = 2.4V (Figure 1)	28	34	ns
PDLHB		$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$ $R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	22	25	ns
		$A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)		26	ns
t <sub>PLZB</sub>	Propagation Delay from a Logical "0" to 3-State from CD to B Port	$S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	23	26	- 113
трнгв	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	18	21	ns
		$A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)	38	43	ns
tpzi.B	Propagation Delay from 3-State to a Logical "0" from CD to B Port	$S_3 = 1$ , $R_5 = 100\Omega$ , $C_4 = 300pF$	26	30	ns
42LB	a Logical of from CD to B Fox	S <sub>3</sub> = 1, R <sub>5</sub> = 667Ω, C <sub>4</sub> = 45pF	20	1	+
	Data from 2 State to	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) $S_3$ = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	38	43	ns
t <sub>PZHB</sub>	Propagation Delay from 3-State to a Logical "1" from CD to B Port	$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 300pr$ $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 45pF$	26	30	ns
		ISMIT RECEIVE MODE SPECIFICATI	ONS		
		CD = 0.4V (Figure 2)		10	1
t <sub>TRL</sub>	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$S_1 = 0$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	42	48	ns
<sup>t</sup> TRH	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 0$ , $R_3 = 5k$ , $C_2 = 30pF$	42	48	ns
†RTL	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 300pF$ $S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	45	51	n
t <sub>RTH</sub>	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$ , $R_4 = 1k$ , $C_3 = 300pF$ $S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	45	51	n