

Subscriber Line Interface Circuit PBL 38620/2, Version 2

Wired Communications



Never stop thinking.

Revision History: 2003-06-25 DS1 Previous Version: Page Subjects (major changes since last revision)

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.

The information in this document is subject to change without notice.

Edition 2003-06-25

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2003.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Table o	of Contents	Page
1 1.1 1.2 1.3 1.4	Overview Features Typical Applications Description Block Diagram	7 7
2	Pin Configuration	10
3 3.1	Electrical Characteristics	
4 4.1 4.2	Application Schematic	27
5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11	$\begin{array}{c} \textbf{Transmission} \\ \textbf{General} \\ \textbf{Two-Wire Impedance} \\ \textbf{Two-Wire to Four-Wire Gain} \\ \textbf{Four-Wire to Two-Wire Gain} \\ \textbf{Four-Wire to Four-Wire Gain} \\ \textbf{Hybrid Function} \\ \textbf{Longitudinal Impedance} \\ \textbf{Capacitors } C_{\texttt{TC}} \text{ and } C_{\texttt{RC}} \\ \textbf{AC - DC Separation Capacitor, } C_{\texttt{HP}} \\ \textbf{High-pass Transmit Filter} \\ \textbf{Capacitor } C_{\texttt{LP}} \end{array}$	29 31 31 31 33 33
6 6.1 6.2 6.3	Battery Feed CODEC Receive Interface Programmable Overhead Voltage (POV) Analog Temperature Guard	35 38
7 7.1 7.2 7.3	Loop Monitoring Functions Loop Current Detector Ground Key Detector Ring Trip Detector	39 39
8	Relay Driver	40
9 9.1 9.2 9.3	Control Inputs Open Circuit (C3, C2, C1 = 0, 0, 0) Ringing (C3, C2, C1 = 0, 0, 1) Active states	41 41
10	Overvoltage Protection	41



Table o	of Contents	Page
10.1 10.2	Overvoltage Protection - General	
11	Power-Up Sequence	42
12	Printed Circuit Board Layout	42
13	Package Outlines	43
13.1	24-pin SSOP Package	
13.2	24-pin SOIC Package	44
13.3	28-pin PLCC Package	



List of Figu	res	Page
Figure 1	Block Diagram	9
Figure 2	Pin Configuration, 24L-SOIC, 24L-SSOP and 28L-PLCC (top vie	
Figure 3	Overhead Level, V_{TRO} , Two-Wire Port	23
Figure 4	Longit. to Metallic, B_{LMF} and Longit. to Four-Wire, B_{LFF} Balance.	24
Figure 5	Metallic to Longit., B_{MLF} and Four-Wire to Longit. Balance, B_{FLF} .	24
Figure 6	Overhead Level, V_{TXO} , Four-Wire Transmit Port	24
Figure 7	Frequency Response, Insertion Loss, Gain Tracking	25
Figure 8	Application Example of PBL 38620/2 with CODEC/filter	26
Figure 9	Simplified AC Model of PBL 38620/2	29
Figure 10	Hybrid Function	32
Figure 11	Codec Receive Interface	36
Figure 12	Battery Feed Characteristics	37
Figure 13	Programmable Overhead Voltage (POV). R_L = 600 Ω or Infinitive	38
Figure 14	P-SSOP-24-1 (Plastic Shrink Small Outline Package)	43
Figure 15	P-DSO-24-1 (Plastic Dual Small Outline Package)	44
Figure 16	P-LCC-28-2 (Plastic Leaded Chip Carrier Package)	45



List of Tabl	les	Page
Table 1	Pin Definition and Functions	10
Table 2	SLIC Operating States	13
Table 3	Absolute Maximum Ratings	14
Table 4	Operating Range	15
Table 5	Characteristics	16
Table 6	Resistors (values according to IEC E96 series)	27
Table 7	Capacitors (values according to IEC E96 series)	27
Table 8	Diodes	
Table 9	Feeding Setup	34
Table 10	Battery Overhead	35
Table 11	Internal Bias Current of RSN	



FlexiSLIC Subscriber Line Interface Circuit

PBL 38620/2

Version 2


1 Overview


1.1 Features


- 24-pin SSOP package
- High and low battery with automatic switching
- 60 mW on-hook power dissipation in active state
- On-hook transmission
- Long loop battery feed tracks Vbat for maximum line voltage
- Selectable transmit gain (1x or 0.5x)
- No power-up sequence
- 44 V open loop voltage @ -48 V battery feed
- Full longitudinal current capability during on-hook state
- Analog overtemperature protection permits transmission while the protection circuits is active
- Integrated Ring Relay driver
- · Ground key detector
- Programmable signal headroom

1.2 Typical Applications

- Basic functionality Central Office Line card
- Private branch exchange (PABX)
- Digital added mainline (DAML)
- Terminal adapters (CPE)
- ISDN terminal adapters
- Other shortloop applications







Туре	Package
PBL 38620/2 SH	P-SSOP-24-1
PBL 38620/2 SO	P-DSO-24-1
PBL 38620/2 QN	P-LCC-28-2

Data Sheet 7 DS1, 2003-06-25



Overview

1.3 Description

The PBL 38620/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated circuit for use in PBX, Terminal adapters and other telecommunications equipment. The PBL 38620/2 SLIC has been optimized for low total line interface cost and for a high degree of flexibility in different applications.

The PBL 38620/2 SLIC has constant current feed, programmable to maximum 30 mA. A second lower battery voltage may be connected to the device to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external components or external control.

The SLIC incorporates loop current, ground key and ring-trip detection functions. The PBL 38620/2 is compatible with loop start signalling.

Two- to four-wire and four- to two-wire voice frequency (VF) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter, for example SiCoFi PEB 2466. The programmable two-wire impedance, complex or real, is set by a simple external network.

Longitudinal voltages are suppressed by a feedback loop in the SLIC and the longitudinal balance specifications meet Bellcore TR909 requirements.

The PBL 38620/2 SLIC package options are 24-pin SSOP, 24-pin SOIC or 28-pin PLCC.

Data Sheet 8 DS1, 2003-06-25



Overview

1.4 Block Diagram




Figure 1 Block Diagram






Figure 2 Pin Configuration, 24L-SOIC, 24L-SSOP and 28L-PLCC (top view).

Table 1 Pin Definition and Functions

P-DSO, P-SSOP Pin No.	P-LCC Pin No.	Name	I/O	Function
1	1	PTG	_	Programmable transmit gain. Left open transmit gain = 0.0 dB, connected to AGND transmit gain = -6.02 dB.
2	2	RRLY	0	Ring relay driver output. The relay coil may be connected to maximum +14 V.
3	3	HP	_	Connection for high pass filter capacitor, C_{HP} . Other end of C_{HP} connects to TIPX.



 Table 1
 Pin Definition and Functions (cont'd)

P-DSO, P-SSOP Pin No.	P-LCC Pin No.	Name	I/O	Function			
4	5	RINGX	_	The RINGX pin connects to the ring lead of the two-wire interface via over voltage protection components and ring relay (and optional test relay).			
5	6	BGND	_	Battery ground, should be tied together with AGND.			
6	7	TIPX	_	The TIPX pin connects to the tip lead of the two-wire interface via over voltage protection components and ring relay (and optional tes relay).			
7	8	VBAT	_	Battery supply voltage. Negative with respect to GND.			
8	9	VBAT2	_	An optional second (2) Battery Voltage connects to this pin via an external diode.			
9	10	PSG	_	Programmable saturation guard. The resistive part of the DC feed characteristics is not used for PBL 38620/2, R_{SG} = 0 Ω			
10	12	LP	_	Connection for low pass filter capacitor, C_{LP} . Other end of C_{LP} connects to VBAT.			
11	13	DT	I	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.			
12	14	DS	I	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.			
13	15	C3	ı	C1, C2, C3 are digital inputs, which control			
14	16	C2	I	the SLIC operating states. Refer to Table for details.			
15	17	C1	I	ioi details.			



 Table 1
 Pin Definition and Functions (cont'd)

P-DSO, P-SSOP Pin No.	P-LCC Pin No.	Name	I/O	Function			
16	18	DET	0	Detector output. Active low when indicating loop or ring-trip detection, active high when indicating ground key detection.			
17	20	VCC	_	+5 V power supply.			
18	21	PLD	_	Programmable loop detector threshold. The loop detection threshold is programmed by a resistor connected from this pin to AGND.			
19	22	POV	_	Programmable overhead voltage. If pin is left open: The overhead voltage is internally set to min 1.0V in off- and on-hook. If a resistor is connected between this pin and AGND: The overhead voltage can be set to higher values.			
20	23	PLC	_	Programmable line current, the constant part of the DC feed characteristic is programmed by a resistor connected from this pin to AGND.			
21	24	REF	_	A reference, 49.9 k Ω , resistor should be connected from this pin to AGND.			
22	26	RSN	_	Receive summing node. 200 times the AC current flowing into this pin equals the metallic (transversal) AC current flowing from RINGX to TIPX. Programming networks for two-wire impedance and receive gain connect to the receive node. A resistor should be connected from this pin to AGND.			
23	27	AGND	_	Analog ground, should be tied together with BGND.			



 Table 1
 Pin Definition and Functions (cont'd)

P-DSO, P-SSOP Pin No.	P-LCC Pin No.	Name	I/O	Function
24	28	VTX	Ο	Transmit vf output. The AC voltage difference between TIPX and RINGX, the AC metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of one (or one half, see pin PTG). The two-wire impedance programming network connects between VTX and RSN.
-	4, 11, 19, 25	NC	_	Not Connected.

 Table 2
 SLIC Operating States

State	tate C3 C2 C1 SLIC Operating State		Active Detector (DET Response)		
0	0	0	0	Open circuit	No active detector (DET is set high)
1	0	0	1	Ringing	Ring-trip detector (DET active low)
2	0	1	0	Active	Loop detector (DET active low)
3	0	1	1	Not applicable	_
4	1	0	0	Not applicable	_
5	1	0	1	Active	Ground key detector (DET active high)
6	1	1	0	Not applicable	_
7	1	1	1	Not applicable	_



3 Electrical Characteristics

Table 3 Absolute Maximum Ratings

Parameter	Symbol		Value	es	Unit	Note/Test	
		Min.	Min. Typ.			Condition	
Temperature, Humidity		1	•		1		
Storage temperature range	T_{Stg}	-55	_	+150	°C	_	
Operating temperature range	T_{Amb}	-40	_	+110	°C	_	
Operating junction temperature range ¹⁾	T_{J}	-40	_	+140	°C	-	
Power Supply (0 $^{\circ}$ C $\leq T_{Amb} \leq$	+70 °C)	П		-1			
$V_{\rm CC}$ with respect to A/BGND	$V_{\sf CC}$	-0.4	_	6.5	V	_	
V_{BAT2} with respect to A/BGND	V_{BAT2}	V_{BAT}	_	0.4	V	_	
V_{BAT} with respect to A/BGND, continuous	V_{BAT}	-75	_	0.4	V	_	
V_{BAT} with respect to A/BGND, 10 ms	V_{BAT}	-80	_	0.4	V	_	
Power Dissipation		-1					
Continuous power dissipation	P_{D}	_	_	1.5	W	<i>T</i> _{Amb} ≤+70 ° C	
Ground							
Voltage between AGND and BGND	V_{G}	-0.3	_	0.3	V	_	
Relay Driver	•	П		-1			
Ring relay supply voltage	_	_	_	BGND +14	V	_	
Ring Trip Comparator		1	•		•		
Input voltage	$V_{\mathrm{DT}},V_{\mathrm{DR}}$	V_{BAT}		AGND	V	_	
Input current	$I_{\mathrm{DT}},I_{\mathrm{DR}}$	-5	_	5	mA	_	
Digital Inputs, Outputs (C1,	C2, C3, D	ET)					
Input voltage	V_{ID}	-0.4	_	$V_{\sf CC}$	V	_	
Output voltage	V_{OD}	-0.4	_	$V_{\sf CC}$	V		

Data Sheet 14 DS1, 2003-06-25



Table 3 Absolute Maximum Ratings (cont'd)

Parameter	Symbol	Values			Unit	Note/Test
		Min.	Тур.	Max.	1	Condition
TIPX and RINGX Terminals	(0 ° C ≤ <i>T</i> _{Ar}	_{nb} ≤+70	°C, V _B	AT = -50 \	V)	
TIPX or RINGX current	$I_{TIPX}, \\ I_{RINGX}$	-100	_	100	mA	_
TIPX or RINGX voltage, continuous (referenced to AGND) ²⁾	V_{TA}, V_{RA}	-80	_	2	V	_
TIPX or RINGX ²⁾	V_{TA}, V_{RA}	V _{BAT} - 10	_	5	V	Pulse < 10 ms, $t_{\text{Rep}} > 10 \text{ s}$
TIPX or RINGX ²⁾	V_{TA},V_{RA}	V _{BAT} - 25	_	10	V	Pulse < 1 μ s, t_{Rep} > 10 s
TIP or RING ²⁾³⁾	V_{TA},V_{RA}	V _{BAT} - 35	_	15	V	Pulse < 250 ns, $t_{Rep} > 10 s$

¹⁾ The circuit includes thermal protection. Operation above max. junction temperature may degrade device reliability.

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Table 4 Operating Range

Parameter	Symbol		Values		Values U		Unit	Note/Test
		Min.	Тур.	Max.		Condition		
Ambient temperature	T_{Amb}	0	_	+70	°C	_		
$\overline{V_{\rm CC}}$ with respect to AGND	$V_{\sf CC}$	4.75	_	5.25	V	_		
$\overline{V_{\mathrm{BAT}}}$ with respect to AGND	V_{BAT}	-58	_	-8	V	_		
AGND with respect to BGND	V_{G}	-100	_	100	mV	_		

Data Sheet 15 DS1, 2003-06-25

²⁾ With the diodes D_{VB} and D_{VB2} included, see Figure 8.

³⁾ $R_{\rm F1}$ and $R_{\rm F2}$ > 20 Ω is also required. Pulse is supplied to RING and TIP outside $R_{\rm F1}$ and $R_{\rm F2}$.



3.1 Characterictics

The specification is made with following setup: 0 °C \leq $T_{\rm Amb}$ \leq +70 °C, PTG = open (see pin description), $V_{\rm CC}$ = +5 V \pm 5%, $V_{\rm BAT}$ = -58 V to -40 V, $V_{\rm BAT2}$ = -17 V, $R_{\rm LC}$ = 38.3 k Ω , $I_{\rm L}$ = 22 mA, $R_{\rm L}$ = 600 Ω , $R_{\rm F1}$ = $R_{\rm F2}$ = 0, $R_{\rm REF}$ = 49.9 k Ω , $C_{\rm HP}$ = 47 nF, $C_{\rm LP}$ = 0.15 μ F, $R_{\rm T}$ = 120 k Ω , $R_{\rm SG}$ = 0 k Ω , $R_{\rm RX}$ = 60 k Ω , $R_{\rm RX}$ = 52.3 k Ω , $R_{\rm OV}$ = infinite.

Current definition: current is positive if flowing into a pin unless stated otherwise.

Table 5 Characteristics

Parameter	Symbol	Values			Unit	Note/Test
		Min.	Тур.	Max.		Condition
Two-Wire Port	1	J			1	1
Overhead level ¹⁾ ,	V_{TRO}	1.0	_	_	V_{Peak}	_
Active, 1% THD		1.0	-	_	V_{Peak}	On-Hook,
R _{OV} = infinite see Figure 3						$I_{\rm LDC} \leq 5 {\rm mA}$
Input impedance ²⁾	Z_{TRX}	_	Z_{T} /	_	Ω	_
			200			
Longitudinal impedance	Z_{LOT} ,	_	20	35	Ω/wire	0 < f < 100 Hz
	Z_{LOR}					
Longitudinal current limit	$I_{LOT}, \ I_{LOR}$	10	-	_	mA _{rms} / wire	Active
Longitudinal to metallic	B_{LM}	53	_	_	dB	0.2 kHz <i>≰</i>
balance (IEEE standard	LIVI					≤1.0 kHz
455-1984)		53	_	_	dB	1.0 kHz < f
						< 3.4 kHz
Longitudinal to metallic	B_{LME}	53	75	_	dB	0.2 kHz <i>≤f</i>
balance						≤1.0 kHz
$B_{\rm LME}$ = 20 × log $E_{\rm LO}/V_{\rm TR}$, see Figure 4		53	70	_	dB	1.0 kHz < f
see i iguie 4						< 3.4 kHz
Longitudinal to four-wire	B_{LFE}	53	75	_	dB	0.2 kHz <i>≰</i>
balance						≤1.0 kHz
$B_{\text{LFE}} = 20 \times \log E_{\text{LO}}/V_{\text{TX}} ,$ see Figure 4		53	70	_	dB	1.0 kHz < f
Joo i iguit 4						< 3.4 kHz



Table 5 Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note/Test Condition
		Min.	Тур.	Max.		
Metallic to longitudinal balance $B_{\rm MLE} = 20 \times \log V_{\rm TR}/V_{\rm LO} , \\ E_{\rm RX} = 0 \ \rm V, \ see \ Figure \ 5$	B_{MLE}	40	50	-	dB	0.2 kHz < <i>f</i> < 3.4 kHz
Four-wire to longitudinal balance $B_{\rm FLE}$ = 20 × log $E_{\rm RX}/V_{\rm LO}$, see Figure 5	B_{FLE}	40	50	_	dB	0.2 kHz < <i>f</i> < 3.4 kHz
Two-wire return loss ³⁾	r	30	35	_	dB	0.2 kHz < <i>f</i> <1.0 kHz
$r = 20 \times \log \frac{ Z_{TRX} + Z_L }{ Z_{TRX} - Z_L }$		20	22	_	dB	1.0 kHz < <i>f</i> < 3.4 kHz
TIPX idle voltage	V_{TI}	_	-1.1	_	V	Active, $I_L = 0 \text{ mA}$
RINGX idle voltage	V_{RI}	_	<i>V</i> _{BAT} + 2.5	_	V	Active, $I_L = 0 \text{ mA}$
Open loop voltage	V_{TR}	_	<i>V</i> _{BAT} + 3.6	_	V	Active, $I_L = 0 \text{ mA}$
Four-Wire Transmit Por	t (VTX)	ı	<u> </u>	l		-1
Overhead level ⁴⁾ ,	V_{TXO}	1.0	_	_	V_{Peak}	_
Load imp. > 20 kΩ 1% THD see Figure 6		1.0	_	_	V_{Peak}	On-Hook, I _L ≤5 mA
Output offset voltage	$\Delta V_{\sf TX}$	-100	_	100	mV	_
Output impedance	Z_{TX}	_	15	50	Ω	0.2 kHz < <i>f</i> < 3.4 kHz
Four-Wire Receive Port	(receive s	summin	g node	= RSN)		
RSN DC voltage	$V_{ m RSNdc}$	1.15	1.25	1.35	V	$I_{RSN} = -55 \mu A$
RSN impedance		_	8	20	Ω	0.2 kHz < <i>f</i> < 3.4 kHz
RSN current ($I_{\rm RSN}$) to metallic loop current ($I_{\rm L}$) gain	α_{RSN}	_	200	_	ratio	0.3 kHz < <i>f</i> < 3.4 kHz



Table 5 Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note/Test
		Min.	Тур.	Max.		Condition
Frequency Response						
Two-wire to four-wire, relative to 0 dBm,	g ₂₋₄	-0.20	_	0.10	dB	0.3 kHz < <i>f</i> < 3.4 kHz
1.0 kHz, E_{RX} = 0 V, see Figure 7		-1.0	_	0.1	dB	f = 8 kHz, 12 kHz, 16 kHz
Four-wire to two-wire, relative to 0 dBm,	g ₄₋₂	-0.2	_	0.1	dB	0.3 kHz < <i>f</i> < 3.4 kHz
1.0 kHz, E_{L} = 0 V,		-1.0	_	0	dB	f = 8 kHz, 12 kHz
see Figure 7		-2.0	_	0	dB	f = 16 kHz
Four-wire to four-wire, relative to 0 dBm, 1.0 kHz, $E_{\rm L}$ = 0 V, see Figure 7	g ₄₋₄	-0.2	_	0.1	dB	0.3 kHz < <i>f</i> < 3.4 kHz
Insertion Loss	1					
Two-wire to four-wire ⁵⁾ , $G_{2-4} = 20 \times \log V_{TX}/V_{TR} $ 0 dBm, 1.0 kHz	G ₂₋₄	-0.2	_	0.2	dB	$E_{\rm RX}$ = 0 V, PTG = Open see Figure 7
		-6.22	-6.02	-5.82	dB	PTG = AGND
Four-wire to two-wire ⁶⁾ , $G_{4-2} = 20 \times \log V_{TR}/E_{RX} $, $E_{L} = 0$ V, see Figure 7	G ₄₋₂	-0.2	_	0.2	dB	0 dBm, 1.0 kHz



Table 5 Characteristics (cont'd)

I	Symbol Values			Unit	Note/Test
	Min.	Тур.	Max.		Condition
•	•		•		•
	-0.1	_	0.1	dB	-40 dBm to +0 dBm
	-0.2	_	0.2	dB	-55 dBm to -40 dBm
	-0.1	_	0.1	dB	-40 dBm to +0 dBm
	-0.2	_	0.2	dB	-55 dBm to -40 dBm
	1			<u> </u>	
	_	_	12	dBrnC	C-message weighting
	_	_	-78	dBmp	Psophometrical weighting
	•		1		•
	_	-67	-50	dB	0 dBm 0.3 kHz < f
	_	-67	-50	dB	< 3.4 kHz
stics	J	1		<u> </u>	1
I_{LProg}	0.92 \times I_{LProg}	I_{LProg}	1.08 \times I_{LProg}	mA	$I_{LProg} = \frac{1000}{R_{LC}} - 4,$
I _{LProg} @ 30 mA	0.95 \times I_{LProg}	I_{LProg}	1.05 \times I_{LProg}	mA	$I_{LProg} = \frac{1000}{R_{LC}} - 4, 2$
I _{LProg} @ 18 mA	0.94 \times I_{LProg}	I_{LProg}	1.06 \times I_{LProg}	mA	$I_{LProg} = \frac{1000}{R_{LC}} - 3,$
I_{LOC}	-100	0	100	μΑ	$R_{L} = 0 \ \Omega$
	I_{LProg} @ 30 mA I_{LProg} @		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-0.2 - 0.2 dB -0.1 - 0.1 dB -0.2 - 0.2 dB -0.3 dBmp 78 dBmp 78 dBmp 67 -50 dB



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	5	Unit	Note/Test Condition
		Min.	Тур.	Max.		
Programmable	I_{LTh}	0.85	I_{LTh}	1.15	mA	R_{LD} in kW,
threshold,		×		×		7 mA ⊴ _{LTh}
$I_{\rm LTh} = 500/R_{\rm LD}$		I_{LTh}		I_{LTh}		
Ground Key Detector						
Ground key detector threshold		10	16	22	mA	I_{TIPX} and I_{RINGX} difference to trigger ground key detector.
Ring Trip Comparator						
Offset voltage	ΔV_{DTDR}	-20	0	20	mV	Source resistance,
						$R_{\rm S}$ = 0 Ω
Input bias current	I_{B}	-200	-20	200	nA	$I_{\rm B}$ = $(I_{\rm DT}+I_{\rm DR})/2$
Input common mode range	$V_{\mathrm{DT,}}V_{\mathrm{DR}}$	V _{BAT} +1	_	-1	V	_
Ring Relay Driver						•
Saturation voltage	V_{OL}	_	0.2	0.5	V	I _{OL} = 50 mA
Off state leakage current	I_{LK}	_	_	10	μΑ	V _{OH} = 12 V
Digital Inputs (C1, C2, C	3)					•
Input low voltage	V_{IL}	0	_	0.5	V	_
Input high voltage	V_{IH}	2.5		V_{CC}	V	_
Input low current	I_{IL}	_		-50	μΑ	V _{IL} = 0.5 V
Input high current	I_{IH}	_	_	50	μΑ	$V_{\rm IH}$ = 2.5 V



Table 5 Characteristics (cont'd)

Parameter	Symbol	Values			Unit	Note/Test
		Min.	Тур.	Max.		Condition
Detector Output (DET)	•	J		1	1	
Output low voltage	V_{OL}	_	_	0.7	V	$I_{\rm OL}$ = 0.5 mA
Internal pull-up resistor to $V_{\rm CC}$		_	15	_	kΩ	-
Power Dissipation ($V_{\rm BAT}$	-48 V, V _E	BAT2 = -	17 V)			
Power Dissipation	P_1	_	10	15	mW	Open circuit
Power Dissipation	P_2	_	60	80	mW	Active (On-hook) Long current = 0 mA
Power Dissipation	P_3	_	290	_	mW	Active (Off-hook) $R_{\rm L}$ = 300 Ω
Power Dissipation	P_4	_	145	_	mW	Active (Off-hook) $R_{\rm L}$ = 500 Ω
Power Supply Currents	$V_{BAT} = -4$	18 V)				•
$V_{\rm CC}$ current	I_{CC}	_	1.2	2.0	mA	Open circuit
V_{BAT} current	I_{BAT}	-0.1	-0.05	_	mA	Open circuit
V_{CC} current	$I_{\rm CC}$	_	2.8	4.0	mA	Active, On-hook, Long current = 0 mA
V_{BAT} current	I_{BAT}	-1.5	-1.0	_	mA	Active, On-hook, Long current = 0 mA
Power Supply Rejection	Ratios	•	-	•		
$V_{\rm CC}$ to 2- or 4-wire port		30	42	_	dB	Active, $f = 1 \text{ kHz}$, $V_n = 100 \text{ mV}$
V_{BAT2} to 2- or 4-wire port		40	60		dB	Active, f = 1 kHz, $V_{\rm n}$ = 100 mV
$\overline{V_{\mathrm{BAT}}}$ to 2- or 4-wire port		36	45	_	dB	Active, $f = 1 \text{ kHz}$, $V_n = 100 \text{ mV}$



Table 5 Characteristics (cont'd)

Parameter	Symbol		Values	<u> </u>	Unit	Note/Test
		Min.	Тур.	Max.		Condition
Temperature Guard	1	•	1	1	•	
Junction threshold temperature	T_{JG}	_	145	_	°C	_
Thermal Resistance						
24-pin SSOP	$\Theta_{ extsf{JP24SSOP}}$	_	55	_	° C/W	_
	$R_{th, jA}$	_	66.9	-	°C/W	P-SSOP-24-1, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber
24-pin SOIC	$\Theta_{ extsf{JP24SOIC}}$	_	43	_	° C/W	_
	R _{th, jA}	_	80.2	_	°C/W	P-DSO-24-1-3, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber
28-pin PLCC	O _{JP28PLCC}	_	39	_	° C/W	_
	R _{th, jA}	_	50.4	_	°C/W	P-LCC-28-2, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber

¹⁾ The overhead level can be adjusted with the resistor R_{OV} for higher levels, for example min 3.1 V_{Peak} , and is specified at the two-wire port with the signal source at the four-wire receive port.



2) The two-wire impedance is programmable by selection of external component values according to:

 $Z_{TRX} = Z_T/(|G_{2-4S} \times \alpha_{RSN}|)$ where:

 Z_{TRX} = impedance between the TIPX and RINGX terminals

 Z_T = programming network between the VTX and RSN terminals

 G_{2-4S} = transmit gain, nominally = 1 (or 0.5, see pin PTG)

 α_{RSN} = receive current gain, nominally 200 (current defined as positive flowing into the receive summing node, RSN, and when flowing from ring to tip).

- 3) Higher return loss values can be achieved by adding a reactive component to R_T , the two-wire terminating impedance programming resistance, for example by dividing R_T into two equal halves and connecting a capacitor from the common point to ground.
- 4) The overhead level can be adjusted with the resistor R_{OV} for higher levels, for example min 3.1 V_{Peak} , and is specified at the four-wire transmit port, (VTX) with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{2-4S} = 1$ (or 0.5, see pin PTG).
- 5) Pin PTG = Open sets transmit gain to nom. 0.0 dB. Pin PTG = AGND sets transmit gain to nom. -6.02 dB Secondary resistor R_F impact the insertion loss as explained in the text, **Chapter 5**. The specified insertion loss is for $R_F = 0$.
- 6) The specified insertion loss tolerance does not include errors caused by external components.
- 7) The level is specified at the two-wire port.
- 8) The two-wire idle noise is specified with the port terminated in 600 Ω ($R_{\rm L}$), and with the four-wire receive port grounded ($E_{\rm RX}$ = 0; see **Figure 7**). The four-wire idle noise at $V_{\rm TX}$ is specified with the two-wire port terminated in 600 Ω ($R_{\rm L}$). The noise specification is referenced to a 600 Ω two-wire impedance level at $V_{\rm TX}$. The four-wire receive port is grounded ($E_{\rm RX}$ = 0).




Figure 3 Overhead Level, V_{TRO} , Two-Wire Port

 $1/\omega C \ll R_L$, $R_L = 600 \Omega$, $R_T = 120 \text{ k}\Omega$, $R_{RX} = 60 \text{ k}\Omega$

Data Sheet 23 DS1, 2003-06-25






Figure 4 Longit. to Metallic, B_{LME} and Longit. to Four-Wire, B_{LFE} Balance

$$1/\omega C <<$$
 150 $\Omega,\,R_{\rm LT}$ = $R_{\rm LR}$ = $R_{\rm L}$ /2 = 300 $\Omega,\,R_{\rm T}$ = 120 k $\Omega,\,R_{\rm RX}$ = 60 k Ω




Figure 5 Metallic to Longit., B_{MLE} and Four-Wire to Longit. Balance, B_{FLE}

$$1/\omega C <<$$
 150 $\Omega,\,R_{\rm LT}$ = $R_{\rm LR}$ = $R_{\rm L}$ /2 = 300 $\Omega,\,R_{\rm T}$ = 120 k $\Omega,\,R_{\rm RX}$ = 60 k Ω




Figure 6 Overhead Level, V_{TXO} , Four-Wire Transmit Port

$$1/\omega C << R_{\rm L}, R_{\rm L}$$
 = 600 $\Omega, R_{\rm T}$ = 120 k $\Omega, R_{\rm RX}$ = 60 k Ω

Data Sheet 24 DS1, 2003-06-25






Figure 7 Frequency Response, Insertion Loss, Gain Tracking

$$1/\omega C << R_{\rm L}, R_{\rm L} = 600~\Omega, R_{\rm T} = 120~{\rm k}\Omega, R_{\rm RX} = 60~{\rm k}\Omega$$

Data Sheet 25 DS1, 2003-06-25



Application Schematic

4 Application Schematic




Figure 8 Application Example of PBL 38620/2 with CODEC/filter



Application Schematic

4.1 Recommended Components

Table 6 Resistors (values according to IEC E96 series)

Resistor	Value	Tolerance	Specification
$\overline{R_{\rm SG}}$	0 Ω	1%	1/10 W
$\overline{R_{LD}}$	49.9 kΩ	1%	1/10 W
$\overline{R_{OV}}$	User programmable	_	-
$\overline{R_{LC}}$	38.3 kΩ	1%	1/10 W
R_{REF}	49.9 kΩ	1%	1/10 W
R_{R}	64.9 kΩ	1%	1/10 W
R_{T}	105 kΩ	1%	1/10 W
R_{RX}	52.3 kΩ	1%	1/10 W
R_{TX}	24.9 kΩ	1%	1/10 W
R_{B}	22.1 kΩ	1%	1/10 W
R_{FB}	depending on codec	_	-
$\overline{R_1}$	604 kΩ	1%	1/10 W
$\overline{R_2}$	604 kΩ	1%	1/10 W
$\overline{R_3}$	249 kΩ	1%	1/10 W
$\overline{R_4}$	280 kΩ	1%	1/10 W
R_{RT}	330 Ω	5%	2 W
$R_{\text{F1}}, R_{\text{F2}}$	Line resistor, 40 Ω	1%	-

 Table 7
 Capacitors (values according to IEC E96 series)

Capacitor	Value	Tolerance	Specification
$\overline{C_{VB}}$	100 nF	10%	100 V
$\overline{C_{VB2}}$	150 nF	10%	100 V
$\overline{C_{TC}}$	2.2 nF	10%	100 V
$\overline{C_{RC}}$	2.2 nF	10%	100 V
$\overline{C_{HP}}$	47 nF	10%	100 V
$\overline{C_{VCC}}$	100 nF	10%	10 V
$ \frac{C_{TC}}{C_{RC}} \\ \frac{C_{HP}}{C_{VCC}} \\ \frac{C_{LP}}{C_{TX}} $	150 nF	10%	100 V
C_{TX}	100 nF	10%	10 V



Application Schematic

Table 7 Cap	pacitors (values a	according to IEC E	:96 series) (cont'd)
-------------	---------------------------	--------------------	----------------------

C_{GG}	220 nF	10%	100 V
$\overline{C_1}$	330 nF	10%	63 V
$\overline{C_2}$	330 nF	10%	63 V

Table	8	D	ic	odes
Iabic	U	\boldsymbol{L}		Juca

Diode	Value	Tolerance	Specification
$\overline{D_{VB}}$	1N4448		
$\overline{D_{VB2}}$	1N4448		
$\overline{D_{BB}}$	1N4448		

OVP

Secondary protection (Bournes TISP PBL2). The ground terminals of the secondary protection should be connected to the common ground on the Printed Board Assembly with a track as short and wide as possible, preferably to a ground plane.

4.2 Design Supporting Tools

The following supporting tools are available for the PBL 38620/2:

- · Test board TB 208 for PLCC package
- Test board TB 208SSOP for SSOP package
- Pspice model for PBL 38620/2

Data Sheet 28 DS1, 2003-06-25



5 Transmission

5.1 General

A simplified AC model of the transmission circuit is shown in Figure 9.




Figure 9 Simplified AC Model of PBL 38620/2

Circuit analysis from the AC model in Figure 9 yields following equations:

$$V_{\text{TR}} = \frac{V_{\text{TX}}}{G_{2-4S}} + I_{\text{L}} \times 2R_{\text{F}}$$
 [1]

$$\frac{I_{L}}{\alpha_{RSN}} = \frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}}$$
 [2]

$$V_{\mathsf{TR}} = E_{\mathsf{L}} - I_{\mathsf{L}} \times Z_{\mathsf{L}}$$
 [3]

Data Sheet 29 DS1, 2003-06-25



where:

V_{TX}	Is the ground referenced version of the AC metallic voltage between the TIPX and RINGX terminals.
V_{TR}	Is the AC metallic voltage between TIP and RING.
$\overline{E_{L}}$	Is the line open circuit AC metallic voltage.
I_{L}	Is the AC metallic current.
R_{F}	Is a fuse resistor.
G _{2-4S}	Is the programmable SLIC two-wire to four-wire gain (transmit direction) ¹⁾ .
$\overline{Z_{L}}$	Is the line impedance.
Z_{RX}	Controls four- to two-wire gain.
$\overline{Z_{T}}$	Determines the SLIC TIPX to RINGX impedance at voice frequencies.
V_{RX}	Is the analog ground referenced receive signal.
α_{RSN}	Is the receive summing node current to metallic loop current gain. α_{RSN} = 200

¹⁾ The SLIC two-wire to four-wire gain, G_{2-4S}, is user programmable beween two fixe values. See Table 5.

5.2 Two-Wire Impedance

To calculate Z_{TR} , the impedance presented to the two-wire line by the SLIC including the fuse resistor R_{F} , let V_{RX} = 0.

From Equation [1] and Equation [2]:

$$Z_{TR} = \frac{Z_{T}}{\alpha_{RSN} \times G_{2-4S}} + 2R_{F}$$
 [4]

Thus with Z_{TR} , G_{2-4S} , α_{RSN} and R_F known:

$$Z_{\mathsf{T}} = \alpha_{\mathsf{RSN}} \times \mathsf{G}_{\mathsf{2-4S}} \times (Z_{\mathsf{TR}} - 2R_{\mathsf{F}})$$
 [5]

5.3 Two-Wire to Four-Wire Gain

From Equation [1] and Equation [2] with $V_{\rm RX}$ = 0:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_{T} / \alpha_{RSN}}{\frac{Z_{T}}{\alpha_{RSN} \times G_{2-4S}} + 2R_{F}}$$
 [6]



5.4 Four-Wire to Two-Wire Gain

From **Equation [1]** to **Equation [3]** with $E_1 = 0$:

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \times \frac{1}{G_{2-4S}} \times \frac{Z_L}{\frac{Z_T}{\alpha_{RSN} \times G_{2-4S}} + Z_L + 2R_F}$$
 [7]

For applications where

$$\frac{Z_{\mathsf{T}}}{\alpha_{\mathsf{RSN}} \times \mathsf{G}_{2-4\mathsf{S}}} + 2R_{\mathsf{F}} = Z_{\mathsf{L}}$$
 [8]

the expression for G_{4-2} simplifies to:

$$G_{4-2} = -\frac{Z_{T}}{Z_{RX}} \times \frac{1}{2 \times G_{2-4S}}$$
 [9]

5.5 Four-Wire to Four-Wire Gain

From **Equation [1]** to **Equation [3]** with $E_1 = 0$:

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_{T}}{Z_{RX}} \times \frac{Z_{L} + 2R_{F}}{\frac{Z_{T}}{\alpha_{RSN} \times G_{2-4S}} + Z_{L} + 2R_{F}}$$
[10]

5.6 Hybrid Function

The hybrid function can easily be implemented utilizing the uncommitted amplifier in conventional non software programmable codec/filters. Please, refer to **Figure 10**. Via impedance $Z_{\rm B}$ a current proportional to $V_{\rm RX}$ is injected into the summing node of the combination codec/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain, $G_{\text{4-4}}$, a voltage proportional to $V_{\rm RX}$ is returned to $V_{\rm TX}$. This voltage is converted by $R_{\rm TX}$ to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{\text{TX}}}{R_{\text{TX}}} + \frac{V_{\text{RX}}}{Z_{\text{B}}} = 0$$
 ($E_{\text{L}} = 0$) [11]

Data Sheet 31 DS1, 2003-06-25



The four-wire to four-wire gain, G_{4-4} , includes the required phase shift and thus the balance network $Z_{\rm B}$ can be calculated from:

$$Z_{\rm B} = -R_{\rm TX} \times \frac{V_{\rm RX}}{V_{\rm TX}} = R_{\rm TX} \times \frac{Z_{\rm RX}}{Z_{\rm T}} \times \frac{\frac{Z_{\rm T}}{\alpha_{\rm RSN} \times G_{2-4S}} + Z_{\rm L} + 2R_{\rm F}}{Z_{\rm L} + 2R_{\rm F}}$$
[12]

When selecting the $R_{\rm TX}$ resistance value, make sure the load resistance on the $V_{\rm TX}$ terminal is at least 20 k Ω

If calculation of the $Z_{\rm B}$ formula above yields a balance network containing an inductor, an alternate method is recommended.

The PBL 38620/2 SLIC may also be used together with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of hybrid balance to accomodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.




Figure 10 Hybrid Function

Data Sheet 32 DS1, 2003-06-25



5.7 Longitudinal Impedance

A feedback loop within the SLIC counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range.

The SLIC longitudinal impedance per wire, $Z_{\rm LOT}$ and $Z_{\rm LOR}$, appears as typically 20 Ω to longitudinal disturbances. It should be noted that longitudinal currents may exceed the DC loop current without disturbing the VF transmission.

5.8 Capacitors C_{TC} and C_{RC}

The capacitors designated $C_{\rm TC}$ and $C_{\rm RC}$ in **Figure 8**, connected beween TIPX and ground as well as beween RINGX and ground, can be used for RFI filtering. The recommended value for $C_{\rm TC}$ and $C_{\rm RC}$ is 2200 pF. Higher capacitance values may be used, but care must be taken to prevent degradation of either longitudinal balance or return loss. $C_{\rm TC}$ and $C_{\rm RC}$ contribute to a metallic impedance of $1/(\pi \times f \times C_{\rm TC}) = 1/(\pi \times f \times C_{\rm RC})$, a TIPX to ground impedance of $1/(2\pi \times f \times C_{\rm TC})$ and a RINGX to ground impedance of $1/(2\pi \times f \times C_{\rm RC})$.

5.9 AC - DC Separation Capacitor, C_{HP}

The high pass filter capacitor connected between terminals HP and TIPX provides the separation of the AC and DC signals, such that only AC signals are forwarded to the VTX terminal. $C_{\rm HP}$ positions the low end frequency response break point of the AC feedback loop in the SLIC. The $C_{\rm HP}$ value of 47 nF will position the low end frequency response 3 dB break point of the AC loop at 5.6 Hz ($f_{\rm 3dB}$) according to $f_{\rm 3dB}$ = 1/($2\pi \times R_{\rm HP} \times C_{\rm HP}$) where $R_{\rm HP}$ = 600 k Ω

5.10 High-pass Transmit Filter

The capacitor C_{TX} in **Figure 8** connected between the VTX output and the CODEC/filter forms, together with R_{TX} and/or the input impedance of a programmable CODEC/filter, a high-pass RC filter. It is recommended to position the 3 dB break point of this filter between 30 and 80 Hz to get a faster response for the DC steps that may occur at DTMF signalling.

5.11 Capacitor C_{LP}

The capacitor $C_{\rm LP}$, which connects between the terminals LP and VBAT, positions the high end frequency break point of the low pass filter in the DC feedback loop (battery feed controlling loop) of the SLIC. $C_{\rm LP}$ together with $C_{\rm HP}$ and $Z_{\rm T}$ (see **Chapter 5.2**) forms the total two-wire output impedance of the SLIC. The choise of these programmable

Data Sheet 33 DS1, 2003-06-25



components have an influence on the power supply rejection ratio (PSRR) from VBAT to the two-wire side at sub audio frequencies. At these frequencies $C_{\rm LP}$ also influences the transversal to longitudinal balance in the SLIC. **Table 9** suggests a suitable value on $C_{\rm LP}$. The typical value of the transversal to longitudinal balance at 200 Hz is given in the table below, for the chosen value on $C_{\rm LP}$.

Table 9 Feeding Setup

Symbol	Value	Unit	Specification
R_{Feed}	2x25	Ω	_
$R_{\rm SG} \over C_{\rm LP}$	0	kΩ	_
$\overline{C_{LP}}$	150	nF	_
T-L bal. @ 200 Hz	-46	dB	_
$\overline{C_{HP}}$	47	nF	_

Data Sheet 34 DS1, 2003-06-25

6 Battery Feed

The PBL 38620/2 SLIC emulate a battery characteristic with current limitation adjustable. The open loop voltage measured between the TIPX and RINGX terminals is tracking the battery voltage $V_{\rm BAT}$. The signalling headroom, or overhead voltage $V_{\rm TRO}$, is programmable with a resistor $R_{\rm OV}$ connected between terminal POV on the SLIC and ground. Please refer to **Chapter 6.2**. The battery voltage overhead, $V_{\rm OH}$, depends on the programmed signal overhead voltage $V_{\rm TRO}$. $V_{\rm OH}$ defines the TIP and RING voltage at open loop conditions according to $V_{\rm TR}$ (at $I_{\rm L}$ = 0 mA) = $|V_{\rm BAT}|$ - $V_{\rm OH}$ Refer to the table below for the typical value on $V_{\rm OH}$.

Table 10 Battery Overhead

Symbol	Value (typ)	Unit	Specification
V_{OH}	$2.5 + V_{TRO}$	V	_

The current limit (reference A - C in Figure 12) is adjusted by connecting a resistor, $R_{\rm LC}$, between terminal PLC and ground according to the equation:

where $R_{\rm LC}$ is in k Ω for $I_{\rm LProg}$ in mA.

$$I_{\mathsf{LProg}} = \frac{1000}{R_{\mathsf{LC}}} - 4, \, 0$$
 [13]

A second lower battery voltage may be connected to the device at terminal VBAT2 to reduce short loop power dissipation.

The SLIC automatically switches between the two battery supply voltages without need for external control. The silent battery switching occurs when the line voltage passes the value

$$|VB2| - 40 \times I_L - V_{TRO} = 3.6$$

For correct functionality it is important to connect the terminal VBAT2 to the second power supply via the diode $D_{\rm VB2}$, see **Figure 8**. An optional diode $D_{\rm BB}$ connected between terminal VBAT and the VB2 power supply, see **Figure 8**, will make sure that the SLIC continues to work on the second battery even if the first battery voltage disappears. If a second battery voltage is not used, VBAT2 is connected to VBAT on the SLIC and $C_{\rm VB2}$, $D_{\rm BB}$ and $D_{\rm VB2}$ are removed.

6.1 CODEC Receive Interface

The PBL 38620/2 SLIC has got a receive interface at the four- wire side which makes it possible to reduce the number of capacitors in the applications and to fit both single and dual battery feed CODECs. The RSN terminal, connecting to the CODEC receive output via the resistor $R_{\rm RX}$, is DC biased with +1.25 V. This makes it possible to compensate for currents floating due to DC voltage differences between RSN and the CODEC output

Data Sheet 35 DS1, 2003-06-25



without using any capacitors. This is done by connecting a resistor R_R between the RSN terminal and ground. With current directions defined as in **Figure 11**, current summation gives:

$$-I_{RSN} = I_{RT} + I_{RRX} + I_{RR} = \frac{1, 25}{R_{T}} + \frac{1, 25 - V_{CODEC}}{R_{RX}} + \frac{1, 25}{R_{R}}$$
[14]

where $V_{\rm CODEC}$ is the reference voltage of the CODEC at the receive output.

From this equation the resistor R_{R} can be calculated as

$$R_{\mathsf{R}} = \frac{1, \ 25}{-I_{\mathsf{RSN}} - \frac{1, \ 25}{R_{\mathsf{T}}} - \frac{1, \ 25 - V_{\mathsf{CODEC}}}{R_{\mathsf{RX}}}}$$
[15]

For the value on I_{RSN} , see table below.

The resistor $R_{\rm R}$ has no influence in the AC transmission.

Table 11 Internal Bias Current of RSN

Symbol	Value (typ)	Unit
I_{RSN}	-55	μΑ




Figure 11 Codec Receive Interface

Data Sheet 36 DS1, 2003-06-25






Figure 12 Battery Feed Characteristics

A	$I_{L}(@V_{TR} = 0) = I_{LProg}$
В	Constant current
С	$I_{LConst}(typ) = I_{LProg} = \frac{10^3}{R_{LC}} - 4 \times 10^{-3}$ $V_{TR} = V_{BAT} - V_{OH} - 50 \times I_{LProg}$
D	$R_{\text{FEED}} = 2 \times 25 \Omega$
E	$V_{TROpen} = V_{BAT} - V_{OH}$



6.2 Programmable Overhead Voltage (POV)

With the POV function the overhead voltage can be increased. If the POV pin is left open the overhead voltage is internally set to 1.1 $V_{\rm Peak}$. The overhead voltage is equal in onhook and off-hook. If a resistor $R_{\rm OV}$ is connected between the POV pin and AGND, the overhead voltage can be set to higher values, typical values can be seen in **Figure 13**. The $R_{\rm OV}$ and corresponding $V_{\rm TRO}$ (signal headroom) are typical values for THD < 1% and the signal frequency 1000 Hz.

Observe that the four-wire output terminal $V_{\rm TX}$ can not handle more than 3.2 $V_{\rm Peak}$. So if the two- to four-wire gain is 0 dB, 3.2 $V_{\rm Peak}$ is maximum also for the two-wire side. Signal levels between 3.2 and 6.4 $V_{\rm Peak}$ on the two-wire side can be handled with the PTG shorted so that the gain $G_{\rm 2-4S}$ becomes -6.02 dB. Please note that:

- Z_T
- R_R
- G₄₋₄

has to be recalculated if the PTG is shorted.

Please note that the maximum signal current at the two-wire side can not be greater than 9 mA.

How to use POV:

- 1. Decide what overhead voltage ($V_{\rm TRO}$) is needed. The POV function is only needed if the overhead voltage exceeds 1.1 $V_{\rm Peak}$.
- 2. In Figure 13 the corresponding $R_{\rm OV}$ for the decided $V_{\rm TRO}$ can be found.

If the overhead voltage exceeds 3.2 $V_{\rm Peak}$, the $G_{\rm 2-4S}$ gain has to be changed to -6.02 dB by connecting PTG pin to AGND.




Figure 13 Programmable Overhead Voltage (POV). R_L = 600 Ω or Infinitive

Data Sheet 38 DS1, 2003-06-25



Loop Monitoring Functions

6.3 Analog Temperature Guard

The widely varying environmental conditions in which SLICs operate may lead to the chip temperature limitations being exceeded The PBL 38620/2 SLIC reduce the DC line current when the chip temperature reaches approximately 145 °C and increases line current again automatically when the temperature drops. Accordingly transmission is not lost under high ambient temperature conditions.

The detector output, DET, is forced to a logic low level when the temperature guard is active.

7 Loop Monitoring Functions

The loop current, ground key and ring-trip detectors report their status through a common output, DET. The particular detector to be connected to the detector pin, DET, is selected via the three bit control interface C1, C2 and C3. Please refer to Chapter 9 for a description of the control interface.

7.1 Loop Current Detector

The loop current detector indicates that the telephone is off-hook and that DC current is flowing in the loop by setting the output pin DET to a logic low level when selected. The loop current detector threshold value, $I_{\rm LTh}$, where the loop current detector changes state, is programmable with the $R_{\rm LD}$ resistor. $R_{\rm LD}$ connects between pin PLD and ground and is calculated according to:

$$R_{\rm LD} = \frac{500}{I_{\rm Lth}} \tag{16}$$

The loop current detector is internally filtered and is not influenced by the AC signal at the two-wire side.

7.2 Ground Key Detector

The ground key detector is indicating when the ground key is pressed (active) by putting the output pin DET to a logical high level, when selected. The ground key detector circuit senses the difference between TIPX and RINGX currents. When the current at the RINGX side exceeds the current at the TIPX side with the threshold value, the detector is triggered. For threshold current values, please refer to the datasheet.

Data Sheet 39 DS1, 2003-06-25



Relay Driver

7.3 Ring Trip Detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR. The ringing source can be balanced or unbalanced superimposed on $V_{\rm B}$ or GND. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no DC current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while ring relay is energized, DC current flows and the comparator input voltage reverses polarity.

Figure 8 gives an example of a ring trip detector network. This network is applicable when the ring voltage is superimposed on $V_{\rm B}$ and is injected on the ring lead of the two-wire port. The DC voltage across sense resistor $R_{\rm RT}$ is monitored by the ring trip comparator input DT and DR via the network $R_{\rm 1}, R_{\rm 2}$, $R_{\rm 3}$, $R_{\rm 4}$, $C_{\rm 1}$ and $C_{\rm 2}$.

When the line is on-hook (no DC current), DT is more positive than DR and the DET output will report logic level high, that is the detector is not tripped. When the line goes off-hook, while ringing, a DC current will flow through the loop including sense resistor $R_{\rm RT}$ and will cause input DT to become more negative than input DR. This changes output DET to logic level low, that is tripped detector conditions. The system controller (or line card processor) responds by de-energizing the ring relay, that is ring trip.

Complete filtering of the 20 Hz AC component at terminal DT and DR is not necessary. A toggling DET output can be examined by a software routine to determine the duty cycle. When the DET output is at logic level low for more than half the time, off-hook conditions is indicated.

8 Relay Driver

The PBL 38620/2 SLIC incorporates a ring relay driver designed as open collector (npn), with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. The relay driver has an internal zener diode clamp for inductive kick back voltages.

Data Sheet 40 DS1, 2003-06-25



Control Inputs

9 Control Inputs

The SLIC has three digital control inputs, C1, C2 and C3. A decoder in the SLIC interprets the control input condition and determining the commanded operating state. C1, C2 and C3 are internally pulled up.

9.1 Open Circuit (C3, C2, C1 = 0, 0, 0)

In the Open Circuit the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum and no detectors are active. DET output is set high.

9.2 Ringing (C3, C2, C1 = 0, 0, 1)

The ring relay driver and the ring trip detector are activated and the ring trip detector is indicating off-hook with a logic low level at the detector output.

As the SLIC do not have any stand by state the SLIC will remain in the active normal state.

9.3 Active states

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. VF signal transmission is normal. The loop current detector is activated. The loop current detector indicates off-hook with a logic low level and the ground key detector is indicating active ground key with a logic high level present at the detector output.

10 Overvoltage Protection

10.1 Overvoltage Protection - General

The SLIC must be protected against foreign voltages on the telephone line. Overvoltages can result from lightning, AC power contact, induction and other causes. Refer to **Table 3**, TIPX and RINGX terminals, for maximum continuous and transient voltages that may be applied to the SLIC.

10.2 Secondary Protection

The circuit shown in **Figure 8** utilizes series resistors (R_{F1} , R_{F2}) together with a programmable overvoltage protector (OVP, for example Bournes TISP PBL2) as secondary protection.

The TISP PBL2 is a dual forward-conducting buffered p-gate overvoltage protector. The protector gate references the protection (clamping) voltage to the negative supply

Data Sheet 41 DS1, 2003-06-25



Power-Up Sequence

voltage (that is the battery voltage, $V_{\rm B}$). As the protection voltage will track the negative supply voltage the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clamped to ground by a diode. Negative overvoltages are initially clamped close to the SLIC negative supply rail voltage and the protector will crowbar into a low voltage on-state condition, by firing an internal thyristor.

A gate decoupling capacitor, $C_{\rm GG}$, is needed to carry enough charge to supply a high enough current to quickly turn on the thyristor in the protector. $C_{\rm GG}$ should be placed close to the overvoltage protection device. Without the capacitor even the low inductance in the track to the $V_{\rm B}$ supply will limit the current and delay the activation of the thyristor clamp.

The fuse resistors $R_{\rm F}$ serve the dual purposes of being non-destructive energy dissipators when transients are clamped, and of being fuses when the line is exposed to a power cross. If a PTC is choosen for $R_{\rm F}$, note that it is important to always use PTC's in series with resistors not sensitive to temperature, as the PTC will act as a capacitance for fast transients and therefore will not protect the SLIC.

11 Power-Up Sequence

No special power-up sequence is necessary, except that ground has to be present before all other power supply voltages.

12 Printed Circuit Board Layout

Care in Printed Circuit Board (PCB) layout is essential for proper function. The components connection to the RSN input should be placed in close proximity to that pin, such that no interference is injected into the receive summing node (RSN). Ground plane surrounding the RSN pin is advisable.

Analog Ground (AGND) should be connected to Battery Ground (BGND) on the PCB, in one point. The capacitors for the battery should be connected with short wide leads of the same length.

Data Sheet 42 DS1, 2003-06-25

Package Outlines

13 Package Outlines

The SLIC is provided in three different packages: 24-pin SSOP, 24-pin SOIC and 28-pin PLCC.

13.1 24-pin SSOP Package




Figure 14 P-SSOP-24-1 (Plastic Shrink Small Outline Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Package Outlines

13.2 24-pin SOIC Package




Figure 15 P-DSO-24-1 (Plastic Dual Small Outline Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Package Outlines

13.3 28-pin PLCC Package




Figure 16 P-LCC-28-2 (Plastic Leaded Chip Carrier Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

