# intel 3 Volt Advanced Boot Block Flash Memory

28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3

# Product Features

- Flexible SmartVoltage Technology
   —2.7 V–3.6 V Read/Program/Erase
  - -12 V V<sub>PP</sub> Fast Production Programming
- 2.7 V or 1.65 V I/O Option
   —Reduces Overall System Power
- High Performance
   —2.7 V–3.6 V: 70 ns Max Access Time
- Optimized Block Sizes
   —Eight 8-KB Blocks for Data, Top or Bottom Locations
  - —Up to One Hundred Twenty-Seven 64-KB Blocks for Code
- Block Locking
  - -V<sub>CC</sub>-Level Control through WP#
- Low Power Consumption
  - —9 mA Typical Read Current
- Absolute Hardware-Protection
  - $-V_{PP} = GND Option$
  - -V<sub>CC</sub> Lockout Voltage
- Extended Temperature Operation —-40 °C to +85 °C

- Flash Data Integrator Software
  - -Flash Memory Manager
  - -System Interrupt Manager
  - ---Supports Parameter Storage, Streaming Data (e.g., Voice)

Preliminary Datasheet

- Automated Program and Block Erase
   Status Registers
- Extended Cycling Capability
   —Minimum 100,000 Block Erase Cycles Guaranteed
- Automatic Power Savings Feature
   Typical I<sub>CCS</sub> after Bus Inactivity
- Standard Surface Mount Packaging —48-Ball µBGA\* Package
  - —48-Ball VF BGA Package
  - —48-Lead TSOP Package
  - —40-Lead TSOP Package
- Footprint Upgradeable
   Upgrade Path for 4-, 8-, 16-, 32- and 64-Mbit Densities
- ETOX<sup>TM</sup> VII (0.18 μ) Flash Technology
- x8 not recommended for new designs

The 3 Volt Advanced Boot Block flash memory, manufactured on Intel's latest 0.18 micron technology, represents a feature-rich solution at overall lower system cost. 3 Volt Advanced Boot Block flash memory devices incorporate low voltage capability (2.7 V read, program and erase) with high-speed, low-power operation. Several new features have been added, including the ability to drive the I/O at 1.65 V, which significantly reduces system active power and interfaces to 1.65 V controllers. A new blocking scheme enables code and data storage within a single device. Add to this the Intel-developed Flash Data Integrator (FDI) software, and you have a cost-effective, monolithic code plus data storage solution. 3 Volt Advanced Boot Block flash memory products will be available in 40-lead and 48-lead TSOP and 48-ball  $\mu$ BGA\* and 48-ball VF BGA packages. Additional information on this product family can be obtained by accessing Intel's website at: http://www.intel.com/design/flash.

**Notice:** This document contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

Order Number: 290580-011 April 2000

# intel

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation 1999-2000

\*Other brands and names are the property of their respective owners.



# intപ്രം *Contents*

1.0	Introduction1						
	1.1	Product Overview	2				
2.0	Prod	luct Description	3				
	2.1 2.2	Package Pinouts Block Organization 2.2.1 Parameter Blocks 2.2.2 Main Blocks	7 7				
3.0	Prin	ciples of Operation	7				
	3.1	Bus Operation       3.1.1         Read       3.1.2         Output Disable       3.1.3         Standby       3.1.4         Deep Power-Down / Reset       3.1.4	8 8 8 8				
	3.2	3.1.5       Write       9         Modes of Operation       9         3.2.1       Read Array       9         3.2.2       Read Identifier       1         3.2.3       Read Status Register       1         3.2.4       Program Mode       12         3.2.5       Erase Mode       12	9 9 1 2				
	3.3	Block Locking	4 4				
	3.4	$V_{PP}$ Program and Erase Voltages	5				
	3.5	Power Consumption       11         3.5.1       Active Power       10         3.5.2       Automatic Power Savings (APS)       10         3.5.3       Standby Power       10         3.5.4       Deep Power-Down Mode       10	5 6 6				
	3.6	Power-Up/Down Operation       10         3.6.1       RP# Connected to System Reset       11         3.6.2       V <sub>CC</sub> , V <sub>PP</sub> and RP# Transitions       11	7				
	3.7	Power Supply Decoupling1	7				
4.0	Elec	trical Specifications18	8				
	4.1 4.2 4.3 4.4 4.5 4.6 4.7	Absolute Maximum Ratings       11         Operating Conditions       11         Capacitance       11         DC Characteristics       20         AC Characteristics       21         AC Characteristics       21         AC Characteristics       21         Program and Erase Timings       31	9 9 0 3 7				



5.0	Reset Operations	33
6.0	Ordering Information	34
7.0	Additional Information	36
Appendix A	A Write State Machine Current/Next States	37
Appendix E	3 Architecture Block Diagram	38
Appendix 0	C Word-Wide Memory Map Diagrams	39
Appendix [	D Byte-Wide Memory Map Diagrams	45
Appendix E	E Program and Erase Flowcharts	48

# **Revision History**

Number	Description
-001	Original version
-002	Section 3.4, <i>V<sub>PP</sub> Program and Erase Voltages</i> , added Updated Figure 9: <i>Automated Block Erase Flowchart</i> Updated Figure 10: <i>Erase Suspend/Resume Flowchart</i> (added program to table) Updated Figure 16: <i>AC Waveform: Program and Erase Operations</i> (updated notes) I <sub>PPR</sub> maximum specification change from ±25 μA to ±50 μA Program and Erase Suspend Latency specification change Updated Appendix A: <i>Ordering Information</i> (included 8 M and 4 M information) Updated Figure, Appendix D: <i>Architecture Block Diagram</i> (Block info. in words not bytes) Minor wording changes
-003	Combined byte-wide specification (previously 290605) with this document Improved speed specification to 80 ns (3.0 V) and 90 ns (2.7 V) Improved 1.8 V I/O option to minimum 1.65 V (Section 3.4) Improved several DC characteristics (Section 4.4) Improved several AC characteristics (Section 4.4) Combined 2.7 V and 1.8 V DC characteristics (Section 4.4) Added 5 V V <sub>PP</sub> read specification (Section 3.4) Removed 120 ns and 150 ns speed offerings Moved Ordering Information from Appendix to Section 6.0; updated information Moved Additional Information from Appendix to Section 7.0 Updated figure Appendix B, Access Time vs. Capacitive Load Updated figure Appendix C, Architecture Block Diagram Moved Program and Erase Flowcharts to Appendix E Updated Program Flowchart Updated Program Suspend/Resume Flowchart Minor text edits throughout
-004	Added 32-Mbit density Added 98H as a reserved command (Table 4) $A_1-A_{20} = 0$ when in read identifier mode (Section 3.2.2) Status register clarification for SR3 (Table 7) $V_{CC}$ and $V_{CCQ}$ absolute maximum specification = 3.7 V (Section 4.1) Combined I <sub>PPW</sub> and I <sub>CCW</sub> into one specification (Section 4.4) Combined I <sub>PPE</sub> and I <sub>CCE</sub> into one specification (Section 4.4) Max Parameter Block Erase Time (t <sub>WHQV2</sub> /t <sub>EHQV2</sub> ) reduced to 4 sec (Section 4.7) Max Main Block Erase Time (t <sub>WHQV3</sub> /t <sub>EHQV3</sub> ) reduced to 5 sec (Section 4.7) Erase suspend time @ 12 V (t <sub>WHRH2</sub> /t <sub>EHRH2</sub> ) changed to 5 µs typical and 20 µs maximum (Section 4.7) <i>Ordering Information</i> updated (Section 6.0) Write State Machine Current/Next States Table updated (Appendix A) Program Suspend/Resume Flowchart updated (Appendix F) Erase Suspend/Resume Flowchart updated (Appendix F) Text clarifications throughout
-005	μBGA package diagrams corrected (Figures 3 and 4) I <sub>PPD</sub> test conditions corrected (Section 4.4) 32-Mbit ordering information corrected (Section 6) μBGA package top side mark information added (Section 6)
-006	<ul> <li>V<sub>IH</sub> and V<sub>IL</sub>Specification change (Section 4.4)</li> <li>I<sub>CCS</sub> test conditions clarification (Section 4.4)</li> <li>Added Command Sequence Error Note (Table 7)</li> <li>Datasheet renamed from <i>Smart 3 Advanced Boot Block 4-Mbit, 8-Mbit, 16-Mbit Flash Memory Family.</i></li> <li>Added device ID information for 4-Mbit x8 device</li> <li>Removed 32-Mbit x8 to reflect product offerings</li> <li>Minor text changes</li> </ul>
-007	Corrected RP# pin description in Table 2, <i>3 Volt Advanced Boot Block Pin Descriptions</i> Corrected typographical error fixed in <i>Ordering Information</i>

# 28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3



Number	Description					
-008	4-Mbit packaging and addressing information corrected throughout document					
-009	Corrected 4-Mbit memory addressing tables in Appendices D and E					
-010	Max I <sub>CCD</sub> changed to 25 μA V <sub>CC</sub> Max on 32 M (28F320B3) changed to 3.3 V					
-011	Added 64-Mbit density and faster speed offerings Removed access time vs. capacitance load curve					

# intel

# 1.0 Introduction

This datasheet contains the specifications for the 3 Volt Advanced Boot Block flash memory family, which is optimized for low power, portable systems. This family of products features 1.65 V-2.5 V or 2.7 V-3.6 V I/Os and a low  $\text{V}_{CC}/\text{V}_{PP}$  operating range of 2.7 V-3.6 V for read, program, and erase operations. In addition this family is capable of fast programming at 12 V. Throughout this document, the term "2.7 V" refers to the full voltage range 2.7 V-3.6 V (except where noted otherwise) and " $\text{V}_{PP} = 12 \text{ V}$ " refers to  $12 \text{ V} \pm 5\%$ . Section 1.0 and 2.0 provide an overview of the flash memory family including applications, pinouts and pin descriptions. Section 3.0 describes the memory organization and operation for these products. Sections 4.0 and 5.0 contain the operating specifications. Finally, Sections 6.0 and 7.0 provide ordering and other reference information.

The 3 Volt Advanced Boot Block flash memory features:

- Enhanced blocking for easy segmentation of code and data or additional design flexibility
- Program Suspend to Read command
- $V_{CCQ}$  input of 1.65 V–2.5 V on all I/Os. See Figures 1 through 4 for pinout diagrams and  $V_{CCO}$  location
- Maximum program and erase time specification for improved data storage.

#### Table 1. 3 Volt Advanced Boot Block Feature Summary

Feature	28F004B3 <sup>(2)</sup> , 28F008B3, 28F016B3	28F400B3 <sup>(2)</sup> ,28F800B3, 28F160B3,28F320B3 <sup>(3)</sup> , 28F640B3 <sup>(3)</sup>	Reference
V <sub>CC</sub> Read Voltage	2.7 V-	- 3.6 V	Section 4.2, Section 4.4
V <sub>CCQ</sub> I/O Voltage	1.65 V–2.5 V o	or 2.7 V– 3.6 V	Section 4.2, 4.4
V <sub>PP</sub> Program/Erase Voltage	2.7 V– 3.6 V or	11.4 V– 12.6 V	Section 4.2, 4.4
Bus Width	8 bit	16 bit	Table 3
Speed	70 ns, 80 ns, 90 r	ns, 100 ns, 110 ns	Section 4.5
Memory Arrangement	512 Kbit x 8 (4 Mbit)         256 Kbit x 16 (4 Mbit),           1024 Kbit x 8 (8 Mbit),         512 Kbit x 16 (8 Mbit),           2048 Kbit x 8 (16 Mbit)         1024 Kbit x 16 (16 Mbit),           2048 Kbit x 16 (16 Mbit),         2048 Kbit x 16 (22 Mbit),           4096 Kbit x 16 (64 Mbit)         4096 Kbit x 16 (64 Mbit),		Section 2.2
Blocking (top or bottom)	Eight 8-Kbyte para Seven 64-Kbyte Fifteen 64-Kbyte Thirty-one 64-Kbyte Sixty-three 64-Kbyte One hundred twenty-seven 6	Section 2.2 Appendix C	
Locking	WP# locks/unlocks parameter blocks All other blocks protected using V <sub>PP</sub>		
Operating Temperature	erature Extended: -40 °C to +85 °C		
Program/Erase Cycling	100,000	Section 4.2, 4.4	
Packages     40-lead TSOP <sup>(1)</sup> , 48-Ball μBGA* CSP <sup>(2)</sup>		48-Lead TSOP, 48-Ball μBGA CSP <sup>(2)</sup> , 48-Ball VF BGA <sup>(4)</sup>	Figure 3, Figure 4

#### NOTES:

1. 32-Mbit and 64-Mbit densities not available in 40-lead TSOP.

2. 4-Mbit density not available in  $\mu$ BGA\* CSP.

- 3. V<sub>CC</sub>Max is 3.3 V on 28F320B3 and 28F640B3.
- 4. 4-, 8-, and 64-Mbit densities not available on 48-Ball VF BGA.

# 1.1 **Product Overview**

Intel provides the most flexible voltage solution in the flash industry, providing three discrete voltage supply pins:  $V_{CC}$  for read operation,  $V_{CCQ}$  for output swing, and  $V_{PP}$  for program and erase operation. All 3 Volt Advanced Boot Block flash memory products provide program/erase capability at 2.7 V or 12 V (for fast production programming) and read with  $V_{CC}$  at 2.7 V. Since many designs read from the flash memory a large percentage of the time, 2.7 V  $V_{CC}$  operation can provide substantial power savings.

The 3 Volt Advanced Boot Block flash memory products are available in either x8 or x16 packages in the following densities: (see Section 6.0, "Ordering Information" on page 34 for availability.)

- 4-Mbit (4,194,304-bit) flash memory organized as 256 Kwords of 16 bits each or 512 Kbytes of 8-bits each
- 8-Mbit (8,388,608-bit) flash memory organized as 512 Kwords of 16 bits each or 1024 Kbytes of 8-bits each
- 16-Mbit (16,777,216-bit) flash memory organized as 1024 Kwords of 16 bits each or 2048 Kbytes of 8-bits each
- 32-Mbit (33,554,432-bit) flash memory organized as 2048 Kwords of 16 bits each
- 64-Mbit (67,108,864-bit) flash memory organized as 4096 Kwords of 16 bits each

The parameter blocks are located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The upper two (or lower two) parameter blocks can be locked to provide complete code security for system initialization code. Locking and unlocking is controlled by WP# (see Section 3.3, "Block Locking" on page 14 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the flash memory. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verification, thereby un-burdening the microprocessor or microcontroller. The status register indicates the status of the WSM by signifying block erase or word program completion and status.

The 3 Volt Advanced Boot Block flash memory is also designed with an Automatic Power Savings (APS) feature which minimizes system current drain, allowing for very low power designs. This mode is entered following the completion of a read cycle (approximately 300 ns later).

The RP# pin provides additional protection against unwanted command writes that may occur during system reset and power-up/down sequences due to invalid system bus conditions (see Section 3.6, "Power-Up/Down Operation" on page 16).

Section 3.0, "Principles of Operation" on page 7 gives detailed explanation of the different modes of operation. Complete current and voltage specifications can be found in Section 4.4, "DC Characteristics" on page 20. Refer to Section 4.5, "AC Characteristics —Read Operations" on page 23 for read, program and erase performance specifications.


# 2.0 **Product Description**

This section explains device pin description and package pinouts.

# 2.1 Package Pinouts

The 3 Volt Advanced Boot Block flash memory is available in 40-lead TSOP (x8, Figure 1), 48-lead TSOP (x16, Figure 2) and 48-ball  $\mu$ BGA(x8 and x16, Figure 3 and Figure 4, respectively) and 48-ball VF BGA (x16, Figure 4) packages. In all figures, pin changes necessary for density upgrades have been circled.

# Figure 1. 40-Lead TSOP Package for x8 Configurations




#### NOTES:


1. 40-Lead TSOP available for 8- and 16-Mbit densities only.

2. Lower densities will have NC on the upper address pins. For example, an 8-Mbit device will have NC on Pin 38.






#### Figure 2. 48-Lead TSOP Package for x16 Configurations




#### Figure 3. x8 48-Ball µBGA\* Chip Size Package (Top View, Ball Down)



#### NOTES:

- 1. Shaded connections indicate the upgrade address connections. Lower density devices will not have the upper address solder balls. Routing is not recommended in this area. A<sub>20</sub> is the upgrade address for the 16-Mbit device.
- 2. 4-Mbit density not available in  $\mu$ BGA\* CSP.

# intel®



# Figure 4. x16 48-Ball Very Thin Profile Pitch BGA and µBGA\* Chip Size Package (Top View, Ball Down)

#### NOTES:

 Shaded connections indicate the upgrade address connections. Lower density devices will not have the upper address solder balls. Routing is not recommended in this area. A<sub>19</sub> is the upgrade address for the 16-Mbit device. A<sub>20</sub> is the upgrade address for the 32-Mbit device. A<sub>21</sub> is the upgrade address for the 64-Mbit device.

2. 4-Mbit density not available in  $\mu$ BGA CSP.

Table 2, "3 Volt Advanced Boot Block Pin Descriptions" on page 6 details the usage of each device pin.



# Table 2. 3 Volt Advanced Boot Block Pin Descriptions

Symbol	Туре	Name and Function					
A <sub>0</sub> -A <sub>21</sub>	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or erase cycle. 28F004B3: A[0-18], 28F008B3: A[0-19], 28F016B3: A[0-20], 28F400B3: A[0-17], 28F800B3: A[0-18], 28F160B3: A[0-19], 28F320B3: A[0-20], 28F640B3: A[0-21]					
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program ommand. Inputs commands to the Command User Interface when CE# and WE# are active. Data internally latched. Outputs array, identifier and status register data. The data pins float to tri-state when chip is de-selected or the outputs are disabled.					
DQ <sub>8</sub> - DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched. Outputs array and identifier data. The data pins float to tri-state when the chip is de-selected. <b>Not included on x8 products.</b>					
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the internal control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels.					
OE#	INPUT	<b>OUTPUT ENABLE:</b> Enables the device's outputs through the data buffers during a read operation. OE# is active low.					
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the Command Register and memory array. WE# is active low. Addresses and data are latched on the rising edge of the second WE# pulse.					
		<b>RESET/DEEP POWER-DOWN:</b> Uses two voltage levels (V <sub>IL</sub> , V <sub>IH</sub> ) to control reset/deep power-down mode.					
RP#	INPUT	When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs to High-Z, resets the Write State Machine, and minimizes current levels (I <sub>CCD</sub> ).					
		When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-low to logic-high, the device defaults to the read array mode.					
		WRITE PROTECT: Provides a method for locking and unlocking the two lockable parameter blocks.					
WP#	INPUT	When WP# is at logic low, the lockable blocks are locked, preventing program and erase operations to those blocks. If a program or erase operation is attempted on a locked block, SR.1 and either SR.4 [program] or SR.5 [erase] will be set to indicate the operation failed.					
		When WP# is at logic high, the lockable blocks are unlocked and can be programmed or erased.					
		See Section 3.3 for details on write protection.					
V <sub>CCQ</sub>	INPUT	<b>OUTPUT V</b> <sub>CC</sub> : Enables all outputs to be driven to 1.8 V – 2.5 V while the V <sub>CC</sub> is at 2.7 V–3.3 V. If the V <sub>CC</sub> is regulated to 2.7 V–2.85 V, V <sub>CCQ</sub> can be driven at 1.65 V–2.5 V to achieve lowest power operation (see Section 4.4).					
		This input may be tied directly to $V_{CC}$ (2.7 V–3.6 V).					
V <sub>CC</sub>		DEVICE POWER SUPPLY: 2.7 V-3.6 V					
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> Supplies power for program and erase operations. V <sub>PP</sub> may be the same as V <sub>CC</sub> (2.7 V–3.6 V) for single supply voltage operation. For fast programming at manufacturing, 11.4 V–12.6 V may be supplied to V <sub>PP</sub> . This pin cannot be left floating. Applying 11.4 V–12.6 V to V <sub>PP</sub> can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V <sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum (see Section 3.4 for details).					
		$V_{PP}$ < $V_{PPLK}$ protects memory contents against inadvertent or unintended program and erase commands.					
GND		GROUND: For all internal circuitry. All ground inputs must be connected.					
NC		NO CONNECT: Pin may be driven or left floating.					
	L						

# 2.2 Block Organization

The 3 Volt Advanced Boot Block is an asymmetrically-blocked architecture that enables system integration of code and data within a single flash device. Each block can be erased independently of the others up to 100,000 times. For the address locations of each block, see the memory maps in Appendix C.

# 2.2.1 Parameter Blocks

The 3 Volt Advanced Boot Block flash memory architecture includes parameter blocks to facilitate storage of frequently updated small parameters (e.g., data that would normally be stored in an EEPROM). By using software techniques, the word-rewrite functionality of EEPROMs can be emulated. Each device contains eight parameter blocks of 8-Kbytes/4-Kwords (8192 bytes/4,096 words) each.

# 2.2.2 Main Blocks

After the parameter blocks, the remainder of the array is divided into equal size main blocks (65,536 bytes/32,768 words) for data or code storage. The 4-Mbit device contains seven main blocks; 8-Mbit device contains fifteen main blocks; 16-Mbit flash has thirty-one main blocks; 32-Mbit has sixty-three main blocks; 64-Mbit has one hundred twenty-seven main blocks.

# 3.0 **Principles of Operation**

Flash memory combines EEPROM functionality with in-circuit electrical program and erase capability. The 3 Volt Advanced Boot Block flash memory family utilizes a Command User Interface (CUI) and automated algorithms to simplify program and erase operations. The CUI allows for 100% CMOS-level control inputs and fixed power supplies during erasure and programming.

When  $V_{PP} < V_{PPLK}$ , the device will only execute the following commands successfully: Read Array, Read Status Register, Clear Status Register and Read Identifier. The device provides standard EEPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI. All functions associated with altering memory contents, namely program and erase, are accessible via the CUI. The internal Write State Machine (WSM) completely automates program and erase operations while the CUI signals the start of an operation and the status register reports status. The CUI handles the WE# interface to the data and address latches, as well as system status requests during WSM operation.

# 3.1 Bus Operation

3 Volt Advanced Boot Block flash memory devices read, program and erase in-system via the local CPU or microcontroller. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles. Four control pins dictate the data flow in and out of the flash component: CE#, OE#, WE# and RP#. These bus operations are summarized in Table 3.

#### Table 3. Bus Operations<sup>(1)</sup>

Mode	Note	RP#	CE#	OE#	WE#	DQ <sub>0-7</sub>	DQ <sub>8-15</sub>
Read (Array, Status, or Identifier)	2–4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>
Output Disable	2	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	High Z
Standby	2	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	High Z
Reset	2, 7	V <sub>IL</sub>	Х	Х	Х	High Z	High Z
Write	2, 5–7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	D <sub>IN</sub>

#### NOTES:

1. 8-bit devices use only DQ[0:7], 16-bit devices use DQ[0:15].

2. X must be VIL, VIH for control pins and addresses.

3. See *DC Characteristics* for V<sub>PPLK</sub>, V<sub>PP1</sub>, V<sub>PP2</sub>, V<sub>PP3</sub>, V<sub>PP4</sub> voltages.

4. Manufacturer and device codes may also be accessed in read identifier mode  $(A_1 - A_{21} = 0)$ . See Table 5.

5. Refer to Table 6 for valid D<sub>IN</sub> during a write operation.

6. To program or erase the lockable blocks, hold WP# at  $V_{IH}$ .

7. RP# must be at GND  $\pm$  0.2 V to meet the maximum deep power-down current specified.

# 3.1.1 Read

The flash memory has four read modes available: read array, read identifier, read status and read query. These modes are accessible independent of the  $V_{PP}$  voltage. The appropriate Read Mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from reset, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control; when active it enables the flash memory device. OE# is the data output control and it drives the selected memory data onto the I/O bus. For all read modes, WE# and RP# must be at  $V_{IH}$ . Figure 7 illustrates a read cycle.

# 3.1.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins are placed in a high-impedance state.

# 3.1.3 Standby

Deselecting the device by bringing CE# to a logic-high level ( $V_{IH}$ ) places the device in standby mode, which substantially reduces device power consumption without any latency for subsequent read accesses. In standby, outputs are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues to consume active power until the program or erase operation is complete.

# 3.1.4 Deep Power-Down / Reset

From read mode, RP# at  $V_{IL}$  for time  $t_{PLPH}$  deselects the memory, places output drivers in a highimpedance state, and turns off all internal circuits. After return from reset, a time  $t_{PHQV}$  is required until the initial read access outputs are valid. A delay ( $t_{PHWL}$  or  $t_{PHEL}$ ) is required after return from reset before a write can be initiated. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H. This case is shown in Figure 9A. If RP# is taken low for time  $t_{PLPH}$  during a program or erase operation, the operation will be aborted and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, since the data may be partially erased or written. The abort process goes through the following sequence: When RP# goes low, the device shuts down the operation in progress, a process which takes time  $t_{PLRH}$  to complete. After this time  $t_{PLRH}$ , the part will either reset to read array mode (if RP# has gone high during  $t_{PLRH}$ , Figure 9B) or enter reset mode (if RP# is still logic low after  $t_{PLRH}$ , Figure 9C). In both cases, after returning from an aborted operation, the relevant time  $t_{PHQV}$  or  $t_{PHWL}/t_{PHEL}$  must be waited before a read or write operation is initiated, as discussed in the previous paragraph. However, in this case, these delays are referenced to the end of  $t_{PLRH}$  rather than when RP# goes high.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, processor expects to read from the flash memory. Automated flash memories provide status information when read during program or block erase operations. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. Intel<sup>®</sup> Flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

# 3.1.5 Write

A write takes place when both CE# and WE# are low and OE# is high. Commands are written to the Command User Interface (CUI) using standard microprocessor write timings to control flash operations. The CUI does not occupy an addressable memory location. The address and data buses are latched on the rising edge of the second WE# or CE# pulse, whichever occurs first. Figure 8 illustrates a program and erase operation. The available commands are shown in Table 6, and Appendix A provides detailed information on moving between the different modes of operation using CUI commands.

There are two commands that modify array data: Program (40H) and Erase (20H). Writing either of these commands to the internal Command User Interface (CUI) initiates a sequence of internally-timed functions that culminate in the completion of the requested task (unless that operation is aborted by either RP# being driven to  $V_{IL}$  for  $t_{PLRH}$  or an appropriate suspend command).

# 3.2 Modes of Operation

The flash memory has four read modes and two write modes. The read modes are read array, read identifier, read status and read query (see Appendix B). The write modes are program and block erase. Three additional modes (erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are reached using the commands summarized in Table 4. A comprehensive chart showing the state transitions is in Appendix A.

# 3.2.1 Read Array

When RP# transitions from  $V_{IL}$  (reset) to  $V_{IH}$ , the device defaults to read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any additional CUI commands.



When the device is in read array mode, four control signals control data output:

- WE# must be logic high (V<sub>IH</sub>)
- CE# must be logic low (V<sub>II</sub>)
- OE# must be logic low (V<sub>IL</sub>)
- RP# must be logic high (V<sub>IH</sub>)

In addition, the address of the desired location must be applied to the address pins. If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFH) must be written to the CUI before array reads can take place.

## Table 4. Command Codes and Descriptions

		•			
Code	Device Mode	Description			
00, 01, 60, 2F, C0, 98	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.			
FF	Read Array	Places the device in read array mode, such that array data will be output on the data pins.			
40	Program Set-Up	This is a two-cycle command. The first cycle prepares the CUI for a program operation. The second cycle latches addresses and data information and initiates the WSM to execute the Program algorithm. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.2.4.			
10	Alternate Program Set-Up	(See 40H/Program Set-Up)			
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will (a) set both SR.4 and SR.5 of the status register to a "1," (b) place the device into the read status register mode, and (c) wait for another command. See Section 3.2.5.			
D0	Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will close the address and data latches, and begin erasing the block indicated on the address pins. During erase, the device will only respond to the Read Status Register and Erase Suspend commands. The device will output status register data when CE# or OE# is toggled.			
	Program / Erase Resume	If a program or erase operation was previously suspended, this command will resume that operation			
В0	Program / Erase Suspend	Issuing this command will begin to suspend the currently executing program/erase operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR.2) or erase suspend (SR.6) and the WSM status bit (SR.7) to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip if it is driven to $V_{IL}$ . See Section 3.2.4.1 and Section 3.2.4.1.			
70	Read Status Register	This command places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a program or erase operation has been initiated. See Section 3.2.3.			
50	Clear Status Register	The WSM can set the block lock status (SR.1) , $V_{PP}$ status (SR.3), program status (SR.4), and erase status (SR.5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."			
90	Read Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes ( $A_0 = 0$ for manufacturer, $A_0 = 1$ for device, all other address inputs must be 0). See Section Section 3.2.2.			

**NOTE:** See Appendix A for mode transition information.



# 3.2.2 Read Identifier

To read the manufacturer and device codes, the device must be in read identifier mode, which can be reached by writing the Read Identifier command (90H). Once in read identifier mode,  $A_0 = 0$  outputs the manufacturer's identification code and  $A_0 = 1$  outputs the device identifier (see Table 5) Note:  $A_1-A_{21} = 0$ . To return to read array mode, write the Read Array command (FFH).

## Table 5. Read Identifier Table

		Device Identifier			
Size	Mfr. ID	-T (Top Boot)	-B (Bottom Boot)		
28F004B3	0089H	D4H	D5H		
28F400B3	008911	8894H	8895H		
28F008B3		D2H	D3H		
28F800B3	0089H	8892H	8893H		
28F016B3		D0H	D1H		
28F160B3		8890H	8891H		
28F320B3	0089H	8896H	8897H		
28F640B3		8898H	8899H		

# 3.2.3 Read Status Register

The device status register indicates when a program or erase operation is complete and the success or failure of that operation. To read the status register issue the Read Status Register (70H) command to the CUI. This causes all subsequent read operations to output data from the status register until another command is written to the CUI. To return to reading from the array, issue the Read Array (FFH) command.

The status register bits are output on  $DQ_0$ – $DQ_7$ . The upper byte,  $DQ_8$ – $DQ_{15}$ , outputs 00H during a Read Status Register command.

The contents of the status register are latched on the falling edge of OE# or CE#. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

When the WSM is active, SR.7 will indicate the status of the WSM; the remaining bits in the status register indicate whether or not the WSM was successful in performing the desired operation (see Table 7 on page 14).

# 3.2.3.1 Clearing the Status Register

The WSM sets status bits 1 through 7 to "1," and clears bits 2, 6 and 7 to "0," but cannot clear status bits 1 or 3 through 5 to "0." Because bits 1, 3, 4 and 5 indicate various error conditions, these bits can only be cleared through the Clear Status Register (50H) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence) before



reading the status register to determine if an error occurred during that series. Clear the status register before beginning another command or sequence. Note, again, that the Read Array command must be issued before data can be read from the memory array.

# 3.2.4 Program Mode

Programming is executed using a two-write sequence. The Program Setup command (40H) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute a sequence of internally timed events to program desired bits of the addressed location, then verify the bits are sufficiently programmed. Programming the memory results in specific bits within an address location being changed to a "0." If the user attempts to program "1"s, the memory cell contents do not change and no error occurs.

The status register indicates programming status: while the program sequence executes, status bit 7 is "0." The status register can be polled by toggling either CE# or OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume.

When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then  $V_{PP}$  was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted on a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

# 3.2.4.1 Suspending and Resuming Program

The Program Suspend halts the in-progress program operation to read data from another location of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to "1"). t<sub>WHRH1</sub>/t<sub>EHRH1</sub> specify the program suspend latency.

A Read Array command can now be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands while program is suspended, are Read Status Register, Read Identifier, and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the program process and status register bits SR.2 and SR.7 will automatically be cleared. After the Program Resume command is written, the device automatically outputs status register data when read (see Appendix E for *Program Suspend and Resume Flowchart*). V<sub>PP</sub> must remain at the same V<sub>PP</sub> level used for program while in program suspend mode. RP# must also remain at V<sub>IH</sub>.

# 3.2.5 Erase Mode

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time. The WSM will execute a sequence of internally-timed events to program all bits within the block to "0," erase all bits within the block to "1," then verify that all bits within the block are sufficiently erased. While the erase executes, status bit 7 is a "0."

When the status register indicates that erasure is complete, check the erase status bit to verify that the erase operation was successful. If the erase operation was unsuccessful, SR.5 of the status register will be set to a "1," indicating an erase failure. If V<sub>PP</sub> was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a "1" to identify that V<sub>PP</sub> supply voltage was not within acceptable limits.

After an erase operation, clear the status register (50H) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to place the flash in read array mode after the erase is complete.

#### 3.2.5.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended.

A Read Array/Program command can now be written to the CUI in order to read data from/ program data to blocks other than the one currently suspended. The Program command can subsequently be suspended to read vet another array location. The only valid commands while erase is suspended are Erase Resume, Program, Read Array, Read Status Register, or Read Identifier. During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking CE# to  $V_{IH}$ . This reduces active current consumption.

Erase Resume continues the erase sequence when  $CE = V_{II}$ . As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

		Fi	First Bus Cycle			Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data	
Read Array		Write	Х	FFH				
Read Identifier	2	Write	Х	90H	Read	IA	ID	
Read Status Register		Write	Х	70H	Read	Х	SRD	
Clear Status Register		Write	Х	50H				
Program	3	Write	х	40H / 10H	Write	PA	PD	
Block Erase/Confirm		Write	Х	20H	Write	BA	D0H	
Program/Erase Suspend		Write	Х	B0H				
Program/Erase Resume		Write	Х	D0H				

# Table 6. Command Bus Definitions <sup>(1,4)</sup>

#### NOTES:

PA: Program Address PD: Program Data BA: Block Address ID: Identifier Data

SRD: Status Register Data

IA: Identifier Address 1. Bus operations are defined in Table 3.

- 2. Following the Intelligent Identifier command, two read operations access manufacturer and device codes.
- A  $_0 = 0$  for manufacturer code, A $_0 = 1$  for device code. A $_1 A_{21} = 0$ .
- 3. Either 40H or 10H command is valid although the standard is 40H.
- 4. When writing commands to the device, the upper data bus [DQ 8-DQ15] should be either VIL or VIH, to minimize current draw.

ES



R

		-	-	-		-	
7	6	5	4	3	2	1	0
					ΝΟΤ	ES:	
SR.7 = WRITE 1 = Ready 0 = Busy	STATE MACHI	NE STATUS (WS	SMS)		tate Machine bit f completion, befo		
1 = Erase S	-SUSPEND STA Suspended n Progress/Com	· · ·		both WSMS a	uspend is issued, nd ESS bits to "1." ume command is	' ESS bit remair	
1 = Error In	STATUS (ES) Block Erasure sful Block Erase			When this bit is set to "1," WSM has applied the max. number of erase pulses to the block and is still unable to verify successful block erasure.			
1 = Error in	RAM STATUS (F Word Program sful Word Progra	,		When this bit i program a wo	s set to "1," WSM <sup>r</sup> d.	has attempted	but failed to
SR.3 = V <sub>PP</sub> ST 1 = V <sub>PP</sub> Lo 0 = V <sub>PP</sub> OK	w Detect, Operat	tion Abort		$V_{PP}$ level. The Program or Er and informs th $V_{PP}$ is also ch WSM. The $V_P$	s bit does not pro WSM interrogate ase command se e system if V <sub>PP</sub> h ecked before the p status bit is not reen V <sub>PPLK</sub> max a	es V <sub>PP</sub> level only quences have l as not been sw operation is ver guaranteed to r	y after the been entered, itched on. The ified by the eport accurate

PS

VPPS

PSS

BLS

#### Table 7. Status Register Bit Definition

ESS

WSMS

NOTE: A Command Sequence Error is indicated when both SR.4, SR.5 and SR.7 are set.

# **3.3 Block Locking**

SR.2 = PROGRAM SUSPEND STATUS (PSS)

1 = Program/Erase attempted on locked block;

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

0 = Program in Progress/Completed

0 = No operation to locked blocks

1 = Program Suspended

SR.1 = BLOCK LOCK STATUS

Operation aborted

The 3 Volt Advanced Boot Block flash memory architecture features two hardware-lockable parameter blocks.

mode.

max and V<sub>PP4</sub> min.

When program suspend is issued, WSM halts execution and

If a program or erase operation is attempted to one of the

specified is aborted and the device is returned to read status

This bit is reserved for future use and should be masked out

locked blocks, this bit is set by the WSM. The operation

until a Program Resume command is issued.

when polling the status register.

sets both WSMS and PSS bits to "1." PSS bit remains set to "1"

# 3.3.1 WP# = V<sub>IL</sub> for Block Locking

The lockable blocks are locked when WP# =  $V_{IL}$ ; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two parameter blocks (blocks #133 and #134 for the 64 Mbit, #69 and #70 for the 32 Mbit, blocks #37 and #38 for the 16 Mbit, blocks #21 and #22 for the 8 Mbit, blocks #13 and #14 for the 4 Mbit) are lockable. For the bottom configuration, the bottom two parameter blocks (blocks #0 and #1 for 4/8/16/32/64 Mbit) are lockable. Unlocked blocks can be programmed or erased normally (unless  $V_{PP}$  is below  $V_{PPLK}$ ).

# 3.3.2 WP# = V<sub>IH</sub> for Block Unlocking

WP# =  $V_{IH}$  unlocks all lockable blocks.

These blocks can now be programmed or erased.

Note that RP# does not override WP# locking as in previous Boot Block devices. WP# controls all block locking and  $V_{PP}$  provides protection against spurious writes. Table 8 defines the write protection methods.

## Table 8. Write Protection Truth Table for the Advanced Boot Block Flash Memory Family

V <sub>PP</sub>	WP#	RP#	Write Protection Provided
Х	Х	V <sub>IL</sub>	All Blocks Locked
V <sub>IL</sub>	Х	V <sub>IH</sub>	All Blocks Locked
$\geq V_{PPLK}$	V <sub>IL</sub>	V <sub>IH</sub>	Lockable Blocks Locked
$\geq V_{PPLK}$	$V_{IH}$	V <sub>IH</sub>	All Blocks Unlocked

# 3.4 V<sub>PP</sub> Program and Erase Voltages

Intel<sup>®</sup> 3 Volt Advanced Boot Block products provide in-system programming and erase at 2.7 V. For customers requiring fast programming in their manufacturing environment, 3 Volt Advanced Boot Block includes an additional low-cost 12 V programming feature.

The 12 V  $V_{PP}$  mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12 V may be applied to  $V_{PP}$  during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks.  $V_{PP}$  may be connected to 12 V for a total of 80 hours maximum.

Warning: Stressing the device beyond these limits may cause permanent damage.

During read operations or idle times,  $V_{PP}$  may be tied to a 5 V supply. For program and erase operations, a 5 V supply is not permitted. The  $V_{PP}$  must be supplied with either 2.7 V–3.6 V or 11.4 V–12.6 V during program and erase operations.

# 3.4.1 V<sub>PP</sub> = V<sub>IL</sub> for Complete Protection

The  $V_{PP}$  programming voltage can be held low for complete write protection of all blocks in the flash device. When  $V_{PP}$  is below  $V_{PPLK}$ , any program or erase operation will result in a error, prompting the corresponding status register bit (SR.3) to be set.

# 3.5 Power Consumption

Intel Flash devices have a tiered approach to power savings that can significantly reduce overall system power consumption. The Automatic Power Savings (APS) feature reduces power consumption when the device is selected but idle. If the CE# is deasserted, the flash enters its standby mode, where current consumption is even lower. The combination of these features can minimize memory power consumption, and therefore, overall system power consumption.



# 3.5.1 Active Power

With CE# at a logic-low level and RP# at a logic-high level, the device is in the active mode. Refer to the DC Characteristic tables for  $I_{CC}$  current values. Active power is the largest contributor to overall system power consumption. Minimizing the active current could have a profound effect on system power consumption, especially for battery-operated devices.

# 3.5.2 Automatic Power Savings (APS)

Automatic Power Savings provides low-power operation during read mode. After data is read from the memory array and the address lines are quiescent, APS circuitry places the device in a mode where typical current is comparable to  $I_{CCS}$ . The flash stays in this static state with outputs valid until a new location is read.

## 3.5.3 Standby Power

With CE# at a logic-high level ( $V_{IH}$ ) and device in read mode, the flash memory is in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs are placed in a high-impedance state independent of the status of the OE# signal. If CE# transitions to a logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

System engineers should analyze the breakdown of standby time versus active time and quantify the respective power consumption in each mode for their specific application. This will provide a more accurate measure of application-specific power and energy requirements.

# 3.5.4 Deep Power-Down Mode

The deep power-down mode is activated when  $\text{RP#} = \text{V}_{\text{IL}}$  (GND ± 0.2 V). During read modes, RP# going low de-selects the memory and places the outputs in a high impedance state. Recovery from deep power-down requires a minimum time of t<sub>PHQV</sub> (see *AC Characteristics—Read Operations*, Section 4.5).

During program or erase modes, RP# transitioning low will abort the in-progress operation. The memory contents of the address being programmed or the block being erased are no longer valid as the data integrity has been compromised by the abort. During deep power-down, all internal circuits are switched to a low power savings mode (RP# transitioning to  $V_{IL}$  or turning off power to the device clears the status register).

# 3.6 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers-up first.

# 3.6.1 RP# Connected to System Reset

The use of RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when  $V_{CC}$  voltages are above  $V_{LKO}$ . Since both WE# and CE# must be low for a command write, driving either signal to  $V_{IH}$  will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to  $V_{IH}$ , regardless of the state of its control inputs. By holding the device in reset (RP# connected to system POWERGOOD) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

# 3.6.2 V<sub>CC</sub>, V<sub>PP</sub> and RP# Transitions

The CUI latches commands as issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its default state upon power-up, after exit from reset mode or after  $V_{CC}$  transitions above  $V_{LKO}$  (Lockout voltage), is read array mode.

After any program or block erase operation is complete (even after  $V_{PP}$  transitions down to  $V_{PPLK}$ ), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

# 3.7 **Power Supply Decoupling**

Flash memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues:

- 1. Standby current levels (I<sub>CCS</sub>)
- 2. Read current levels (I<sub>CCR</sub>)
- 3. Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu$ F ceramic capacitor connected between each V<sub>CC</sub> and GND, and between its V<sub>PP</sub> and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.



# 4.0 Electrical Specifications

# 4.1 Absolute Maximum Ratings

Parameter	Maximum Rating
Extended Operating Temperature	
During Read	–40 °C to +85 °C
During Block Erase and Program	–40 °C to +85 °C
Temperature under Bias	-40 °C to +85 °C
Storage Temperature	–65 °C to +125 °C
Voltage On Any Pin (except V <sub>CC</sub> , V <sub>CCQ</sub> and V <sub>PP</sub> ) with Respect to GND	-0.5 V to +3.7 V <sup>(1)</sup>
$V_PP$ Voltage (for Block Erase and Program) with Respect to GND	-0.5 V to +13.5 V <sup>(1,2,3)</sup>
$V_{CC}$ and $V_{CCQ}$ Supply Voltage with Respect to GND	-0.2 V to +3.7 V <sup>(4)</sup>
Output Short Circuit Current	100 mA <sup>(5)</sup>

#### NOTES:

- 1. Minimum DC voltage is -0.5 V on input/output pins, with allowable undershoot to -2.0 V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  +0.5 V, with allowable overshoot to  $V_{CC}$  +1.5 for periods of <20 ns
- 2. Maximum DC voltage on V\_PP may overshoot to +14.0 V for periods <20 ns.
- V<sub>PP</sub> Program voltage is normally 2.7 V–3.6 V. Connection to a 11.4 V–12.6 V supply can be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks during program/erase. V<sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details.
- 4. Minimum DC voltage is -0.5 V on V<sub>CC</sub> and V<sub>CCQ</sub>, with allowable undershoot to -2.0 V for periods <20 ns. Maximum DC voltage on V<sub>CC</sub> and V<sub>CCQ</sub> pins is V<sub>CC</sub> +0.5 V, with allowable overshoot to V<sub>CC</sub> +1.5 for periods of <20 ns.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

**NOTICE:** This datasheet contains preliminary information on new products in production. Specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

*Warning:* Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.



#### **Operating Conditions** 4.2

Symbol	Parameter	Notes	Min	Max	Units
T <sub>A</sub>	Operating Temperature		-40	+85	°C
V <sub>CC1</sub>		1, 2	2.7	3.6	
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage		2.7	2.85	Volts
V <sub>CC3</sub>			2.7	3.3	
V <sub>CCQ1</sub>		1	2.7	3.6	
V <sub>CCQ2</sub>	I/O Supply Voltage		1.65	2.5	Volts
V <sub>CCQ3</sub>			1.8	2.5	
V <sub>PP1</sub>		1	2.7	3.6	
V <sub>PP2</sub>	Program and Erase Voltage		2.7	2.85	Volts
V <sub>PP3</sub>	- Flogram and Llase vollage		2.7	3.3	Volts
V <sub>PP4</sub>		3, 4	11.4	12.6	
Cycling	Block Erase Cycling	4	100,000		Cycles

#### NOTES:

1.  $V_{CC1}$ ,  $V_{CCQ1}$ , and  $V_{PP3}$  must share the same supply when all three are between 2.7 V and 3.6 V. 2.  $V_{CC}$ Max is 3.3 V on 28F320B3 and 28F640B3.

3. During read operations or idle time, 5 V may be applied to V<sub>PP</sub> indefinitely. V<sub>PP</sub> must be at valid levels for program and erase operations

4. Applying V<sub>PP</sub> = 11.4 V–12.6 V during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. VPP may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details.

#### 4.3 Capacitance

 $T_A = 25 \text{ °C}, f = 1 \text{ MHz}$ 

Sym	Parameter	Notes	Тур	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	1	6	8	pF	$V_{IN} = 0 V$
C <sub>OUT</sub>	Output Capacitance	1	10	12	pF	V <sub>OUT</sub> = 0 V

NOTE: Sampled, not 100% tested.



# 4.4 DC Characteristics

		V <sub>CC</sub>	2.7 V-	-3.6 V	2.7 V-	2.85 V	2.7 V-	-3.3 V		
Sym	Parameter	V <sub>CCQ</sub>	2.7 V-	-3.6 V	1.65 V	–2.5 V	1.8 V-	-2.5 V	Unit	Test Conditions
		Note	Тур	Max	Тур	Max	Тур	Max		
ILI	Input Load Current	1,2		± 1		± 1		± 1	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } GND$
I <sub>LO</sub>	Output Leakage Current	1,2		± 10		± 10		± 10	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } GND$
	V <sub>CC</sub> Standby Current for 0.18 Micron Product	1,2	7	15	20	50	150	250	μA	$V_{CC} = V_{CC}Max$ CE# = RP# = V <sub>CCQ</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current for 0.25 Micron and 0.4 Micron Product	1,2	18	35	20	50	150	250	μA	or during Program/ Erase Suspend WP# = V <sub>CCQ</sub> or GND
	V <sub>CC</sub> Power-Down Current for 0.18 Micron Product	1,2	7	15	7	20	7	20	μA	$V_{CC} = V_{CC}Max$
I <sub>CCD</sub>	V <sub>CC</sub> Power-Down Current for 0.25 Micron and 0.4 Micron Product	1,2	7	25	7	25	7	25	μA	$V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or GND}$ $RP# = GND \pm 0.2 V$
	V <sub>CC</sub> Read Current for 0.18 Micron Product	1,2,3	9	18	8	15	9	15	mA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$
I <sub>CCR</sub>	V <sub>CC</sub> Read Current for 0.25 and 0.4 Micron Product	1,2,3	10	18	8	15	9	15	mA	$OE\# = V_{IH}$ , $CE\# =V_{IL}$ f = 5 MHz, $I_{OUT}=0$ mA Inputs = $V_{IL}$ or $V_{IH}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current		0.2	5	0.2	5	0.2	5	μA	$\begin{array}{l} RP\#=GND\pm0.2\;V\\ V_{PP}\leqV_{CC} \end{array}$
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1,4	2	±15	2	±15	2	±15	μA	$V_{PP} \leq V_{CC}$
PPR		1,4	50	200	50	200	50	200	μA	$V_{PP} > V_{CC}$
	V <sub>CC</sub> + V <sub>PP</sub> Program Current for 0.18 Micron	1,2,4	18	55	18	55	18	55	mA	V <sub>PP</sub> =V <sub>PP1, 2, 3</sub> Program in Progress
I <sub>CCW+</sub>	Product	1,2,4	8	15	10	30	10	30	mA	V <sub>PP</sub> = V <sub>PP4</sub> Program in Progress
IPPW		1,2,4	18	55	18	55	18	55	mA	V <sub>PP</sub> =V <sub>PP1, 2, 3</sub> Program in Progress
		1,2,4	10	30	10	30	10	30	mA	V <sub>PP</sub> = V <sub>PP4</sub> Program in Progress

# **DC Characteristics, Continued**

		V <sub>CC</sub>	2.7 V	–3.6 V	2.7 V-	-2.85 V	2.7 V	-3.3 V		
Sym	Parameter	V <sub>CCQ</sub>	2.7 V	–3.6 V	1.65 V	–2.5 V	1.8 V	-2.5 V	Unit	Test Conditions
		Note	Тур	Max	Тур	Max	Тур	Max		
	V <sub>CC</sub> + V <sub>PP</sub> Erase Current	1,2,4	16	45	21	45	21	45	mA	V <sub>PP</sub> = V <sub>PP1, 2, 3</sub> Program in Progress
I <sub>CCE</sub>	for 0.18 Micron Product	1,2,4	16	45	16	45	16	45	mA	V <sub>PP</sub> = V <sub>PP4</sub> Program in Progress
+I <sub>PPE</sub>	V <sub>CC</sub> + V <sub>PP</sub> Erase Current for 0.25 Micron and 0.4	1,2,4	20	45	21	45	21	45	mA	V <sub>PP</sub> = V <sub>PP1, 2, 3</sub> Program in Progress
	Micron Product	1,2,4	16	45	16	45	16	45	mA	V <sub>PP</sub> = V <sub>PP4</sub> Program in Progress
I <sub>PPES</sub> I <sub>PPWS</sub>	V <sub>PP</sub> Erase Suspend Current	1,4	50	200	50	200	50	200	μA	$V_{PP} = V_{PP1, 2, 3, 4}$ Program or Erase Suspend in Progress
V <sub>IL</sub>	Input Low Voltage		-0.4	V <sub>CC</sub> * 0.22 V	-0.4	0.4	-0.4	0.4	V	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CCQ</sub> +0.3V	V <sub>CCQ</sub> -0.4V	V <sub>CCQ</sub> +0.3V	V <sub>CCQ</sub> -0.4V	V <sub>CCQ</sub> +0.3V	V	
V <sub>OL</sub>	Output Low Voltage		-0.1	0.1	-0.1	0.1	-0.1	0.1	V	$V_{CC} = V_{CC}Min$ $V_{CCQ} = V_{CCQ}Min$ $I_{OL} = 100 \ \mu A$
V <sub>OH</sub>	Output High Voltage		V <sub>CCQ</sub> -0.1V		V <sub>CCQ</sub> -0.1V		V <sub>CCQ</sub> -0.1V		V	$V_{CC} = V_{CC}Min$ $V_{CCQ} = V_{CCQ}Min$ $I_{OH} = -100 \ \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	5		1.5		1.5		1.5	V	Complete Write Protection
V <sub>PP1</sub>		5	2.7	3.6					V	
V <sub>PP2</sub>	V <sub>PP</sub> during Program and	5			2.7	2.85			V	
V <sub>PP3</sub>	Erase Operations	5					2.7	3.3	V	
V <sub>PP4</sub>		5,6	11.4	12.6	11.4	12.6	11.4	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Prog/Erase Lock Voltage		1.5		1.5		1.5		V	
V <sub>LKO2</sub>	V <sub>CCQ</sub> Prog/Erase Lock Voltage		1.2		1.2		1.2		V	

#### NOTES:

- All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub>, T<sub>A</sub> = +25 °C.
   Since each column lists specifications for a different V<sub>CC</sub> and V<sub>CCQ</sub> voltage range combination, the test conditions V<sub>CC</sub>Max, V<sub>CCQ</sub>Max, V<sub>CC</sub>Min, and V<sub>CCQ</sub>Min refer to the maximum or minimum V<sub>CC</sub> or V<sub>CCQ</sub> voltage listed at the top of each column. V<sub>CC</sub>Max = 3.3 V for 32-Mbit and 64-Mbit devices.
   Automatic Power Savings (APS) reduces I<sub>CCR</sub> to approximately standby levels in static operation.


4. Sampled, not 100% tested.

Sampled, not 100% tested.
 Erase and program are inhibited when V<sub>PP</sub> < V<sub>PPLK</sub> and not guaranteed outside the valid V<sub>PP</sub> ranges of V<sub>PP1</sub>, V<sub>PP2</sub>, V<sub>PP3</sub> and V<sub>PP4</sub>. For read operations or during idle time, a 5 V supply may be applied to V<sub>PP</sub> indefinitely. However, V<sub>PP</sub> must be at valid levels for program and erase operations.
 Applying V<sub>PP</sub> = 11.4 V-12.6 V during program/erase can only be done for a maximum of 1000 cycles on the provided by the value of 0.000 cycles on the value of 0.0000 cycles on the value of 0.000 cycles on the value of 0.000 c

main blocks and 2500 cycles on the parameter blocks.  $V_{PP}$  may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details. For read operations or during idle time, a 5 V supply may be applied to V<sub>PP</sub> indefinitely. However, V<sub>PP</sub> must be at valid levels for program and erase operations.




#### Figure 5. Input/Output Reference Waveform



**NOTE:** AC test inputs are driven at  $V_{CCQ}$  for a logic "1" and 0.0V for a logic "0." Input timing begins, and output timing ends, at  $V_{CCQ}/2$ . Input rise and fall times (10%–90%) <10 ns. Worst case speed conditions are when  $V_{CCQ} = V_{CCQ}$ Min.

### Figure 6. Test Configuration



#### NOTE: See table for component values.

Test Configuration C Case Sp	Component beed Cond		r Worst								
Test Configuration $C_L(pF)$ $R_1(\Omega)$ $R_2(\Omega)$											
V <sub>CCQ1</sub> Standard Test	50	25 K	25 K								
V <sub>CCQ2</sub> Standard Test	50	14.5 K	14.5 K								
V <sub>CCQ3</sub> Standard Test	50	16 K	16 K								

**NOTE:**  $C_L$  includes jig capacitance.

#### **AC Characteristics — Read Operations** 4.5

			Density				<b>4/8</b>	Mbit				
#	Sum	Parameter	Product		90	ns	110 ns					Unit
#	Sym	Faranieter	V <sub>cc</sub>	3.0 V-	3.0 V-3.6 V 2.7 V-		-3.6 V	3.0 V-	-3.6 V	2.7 V-3.6 V		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
R1	t <sub>AVAV</sub>	Read Cycle Time		80		90		100		110		ns
R2	t <sub>AVQV</sub>	Address to Output	Delay		80		90		100		110	ns
R3	t <sub>ELQV</sub>	CE# to Output Del		80		90		100		110	ns	
R4	t <sub>GLQV</sub>	OE# to Output Delay <sup>(1)</sup>			30		30		30		30	ns
R5	t <sub>PHQV</sub>	RP# to Output Del	ау		600		600		600		600	ns
R6	t <sub>ELQX</sub>	CE# to Output in L	ow Z <sup>(2)</sup>	0		0		0		0		ns
R7	t <sub>GLQX</sub>	OE# to Output in L	_ow Z <sup>(2)</sup>	0		0		0		0		ns
R8	t <sub>EHQZ</sub>	CE# to Output in H	ligh Z <sup>(2)</sup>		25		25		25		25	ns
R9	t <sub>GHQZ</sub>	DE# to Output in High $Z^{(2)}$			25		25		25		25	ns
R10	t <sub>ОН</sub>	Output Hold from A CE#, or OE# Char Whichever Occurs	nge,	0		0		0		0		ns

#### NOTES:

OE# may be delayed up to t<sub>ELQV</sub>-t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.
 Sampled, but not 100% tested.

See Figure 7, "AC Waveform: Read Operations" on page 26. See Figure 5, "Input/Output Reference Waveform" on page 22 for timing measurements and maximum allowable input slew rate.



			Density						16	Nbit						
#	Sym	Para-	Product	70	ns	80	ns	90	ns	90	ns		110	) ns		Unit
*	Sym	meter	V <sub>cc</sub>	2.7 V-	-3.6 V	2.7 V-	-3.6 V	3.0 V-	-3.6 V	2.7 V-	-3.6 V	3.0 V-	-3.6 V	2.7 V-	-3.6 V	Unit
				Min	Max											
R1	t <sub>AVAV</sub>	Read Cyc	cle Time	70		80		80		90		100		110		ns
R2	t <sub>AVQV</sub>	Address t Delay	to Output		70		80		80		90		100		110	ns
R3	t <sub>ELQV</sub>	CE# to O Delay <sup>(1)</sup>	utput		70		80		80		90		100		110	ns
R4	t <sub>GLQV</sub>	OE# to O Delay <sup>(1)</sup>	utput		20		20		30		30		30		30	ns
R5	t <sub>PHQV</sub>	RP# to O	utput Delay		150		150		600		600		600		600	ns
R6	t <sub>ELQX</sub>	CE# to O Low Z <sup>(2)</sup>	utput in	0		0		0		0		0		0		ns
R7	t <sub>GLQX</sub>	OE# to O Low Z <sup>(2)</sup>	utput in	0		0		0		0		0		0		ns
R8	t <sub>EHQZ</sub>	CE# to O High Z <sup>(2)</sup>	utput in		20		20		25		25		25		25	ns
R9	t <sub>GHQZ</sub>	OE# to O High Z <sup>(2)</sup>	utput in		20		20		25		25		25		25	ns
R10	t <sub>OH</sub>	Output He Address, OE# Cha Whicheve First <sup>(2)</sup>	CE#, or nge,	0		0		0		0		0		0		ns

#### **AC Characteristics, Continued**

#### NOTES:

OE# may be delayed up to t<sub>ELQV</sub>\_t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.
 Sampled, but not 100% tested.

See Figure 7, "AC Waveform: Read Operations" on page 26. See Figure 5, "Input/Output Reference Waveform" on page 22 for timing measurements and maximum allowable input slew rate.

# **AC Characteristics, Continued**

			Density						32	Mbit						
#	Sym	Para-	Product	80	ns	90	ns		100	) ns			110	ns		Unit
#	Sym	meter	v <sub>cc</sub>	2.7 V-	-3.3 V	2.7 V-	-3.3 V	3.0 V-	-3.3 V	2.7 V-	-3.3 V	3.0 V-	-3.3 V	2.7 V-	-3.3 V	Unit
				Min	Max											
R1	t <sub>AVAV</sub>	Read Cy	cle Time	80		90		90		100		100		110		ns
R2	t <sub>AVQV</sub>	Address Delay	to Output		80		90		90		100		100		110	ns
R3	t <sub>ELQV</sub>	CE# to C Delay <sup>(1)</sup>	Dutput		80		90		90		100		100		110	ns
R4	t <sub>GLQV</sub>	OE# to O Delay <sup>(1)</sup>	Dutput		20		20		30		30		30		30	ns
R5	t <sub>PHQV</sub>	RP# to C Delay	Dutput		150		150		600		600		600		600	ns
R6	t <sub>ELQX</sub>	CE# to C Low Z <sup>(2)</sup>	Dutput in	0		0		0		0		0		0		ns
R7	t <sub>GLQX</sub>	OE# to 0 Low Z <sup>(2)</sup>	Dutput in	0		0		0		0		0		0		ns
R8	t <sub>EHQZ</sub>	CE# to C High Z <sup>(2)</sup>	Output in		20		20		25		25		25		25	ns
R9	t <sub>GHQZ</sub>	OE# to C High Z <sup>(2)</sup>	Output in		20		20		25		25		25		25	ns
R10	t <sub>OH</sub>	Address OE# Cha	lold from , CE#, or ange, ver Occurs	0		0		0		0		0		0		ns

**NOTES:** 1. OE# may be delayed up to  $t_{ELQV}-t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ . 2. Sampled, but not 100% tested.

See Figure 7, "AC Waveform: Read Operations" on page 26. See Figure 5, "Input/Output Reference Waveform" on page 22 for timing measurements and maximum allowable input slew rate.

#### **AC Characteristics, Continued**


			Dens	ity		64 I	Mbit		
#	Sum	Parameter	Produ	ıct	90	ns	100	) ns	Unit
#	Sym	Farameter	V <sub>cc</sub>	;	2.7 V-3.3 V		2.7 V-3.3 V		Unit
				Note	Min	Max	Min	Max	
R1	t <sub>AVAV</sub>	Read Cycle Time			90		100		ns
R2	t <sub>AVQV</sub>	Address to Output Delay				90		100	ns
R3	t <sub>ELQV</sub>	CE# to Output Delay		1		90		100	ns
R4	t <sub>GLQV</sub>	OE# to Output Delay		1		20		20	ns
R5	t <sub>PHQV</sub>	RP# to Output Delay				150		150	ns
R6	t <sub>ELQX</sub>	CE# to Output in Low Z		2	0		0		ns
R7	t <sub>GLQX</sub>	OE# to Output in Low Z		2	0		0		ns
R8	t <sub>EHQZ</sub>	CE# to Output in High Z		2		20		20	ns
R9	t <sub>GHQZ</sub>	OE# to Output in High Z		2		20		20	ns
R10	t <sub>OH</sub>	Output Hold from Address, OE# Change, Whichever C		2	0		0		ns

#### NOTES:

1. OE# may be delayed up to  $t_{ELQV}t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ . 2. Sampled, but not 100% tested.

See Figure 7 for the AC waveform for read operations. See Figure 5, "Input/Output Reference Waveform" on page 22 for timing measurements and maximum allowable input slew rate.





#### **AC Characteristics — Write Operations** 4.6

			D	ensity		4/8	Vibit		
			Рі	roduct	90	ns	110	ns	
#	Sym	Parameter		v <sub>cc</sub>	3.0 V – 3.6 V	2.7 V – 3.6 V	3.0 V – 3.6 V	2.7 V – 3.6 V	Unit
				Note	Min	Min	Min	Min	
W1	t <sub>PHWL</sub> / t <sub>PHEL</sub>	RP# High Recovery to WE# (CE#) Going	Low		600	600	600	600	ns
W2	t <sub>ELWL</sub> / t <sub>WLEL</sub>	CE# (WE#) Setup to WE# (CE#) Going L	ow		0	0	0	0	ns
W3	t <sub>ELEH</sub> / t <sub>WLWH</sub>	WE# (CE#) Pulse Width		1	70	70	70	70	ns
W4	t <sub>DVWH</sub> / t <sub>DVEH</sub>	Data Setup to WE# (CE#) Going High		2	50	50	60	60	ns
W5	t <sub>AVWH</sub> / t <sub>AVEH</sub>	Address Setup to WE# (CE#) Going High		2	70	70	70	70	ns
W6	t <sub>WHEH</sub> / t <sub>EHWH</sub>	CE# (WE#) Hold Time from WE# (CE#) H	ligh		0	0	0	0	ns
W7	t <sub>WHDX</sub> / t <sub>EHDX</sub>	Data Hold Time from WE# (CE#) High		2	0	0	0	0	ns
W8	t <sub>WHAX</sub> / t <sub>EHAX</sub>	Address Hold Time from WE# (CE#) High	)	2	0	0	0	0	ns
W9	t <sub>WHWL</sub> / t <sub>EHEL</sub>	WE# (CE#) Pulse Width High		1	30	30	30	30	ns
W10	t <sub>VPWH</sub> / t <sub>VPEH</sub>	V <sub>PP</sub> Setup to WE# (CE#) Going High		3	200	200	200	200	ns
W11	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD		3	0	0	0	0	ns

#### NOTES:

 Refer to command definition table (Table 6) for valid A<sub>IN</sub> or D<sub>IN</sub>.
 Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, t<sub>WP</sub> = t<sub>WLWH</sub> = t<sub>ELEH</sub> = t<sub>WLEH</sub> = t<sub>ELWH</sub>. Similarly, Write pulse width high (t<sub>WPH</sub>) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence,  $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$ .

3. Sampled, but not 100% tested.

Read timing characteristics during program suspend and erase suspend are the same as during read-only operations.

See Figure 5 for timing measurements and maximum allowable input slew rate.

See Figure 8, "AC Waveform: Program and Erase Operations" on page 32.



			Der	nsity			16	Vibit									
			Pro	duct	70 ns	80 ns	90	ns	110	) ns							
#	Sym	Parameter		v <sub>cc</sub>	2.7 V – 3.6 V	2.7 V – 3.6 V	3.0 V – 3.6 V	2.7 V – 3.6 V	3.0 V – 3.6 V	2.7 V – 3.6 V	Unit						
			I	Note	Min	Min	Min	Min	Min	Min							
W1	t <sub>PHWL</sub> / t <sub>PHEL</sub>	RP# High Recovery to WE# (CE#) Going Low	1		150	150	600	600	600	600	ns						
W2	t <sub>ELWL</sub> / t <sub>WLEL</sub>	CE# (WE#) Setup to WE# (CE#) Go Low	oing		0	0	0	0	0	0	ns						
W3	t <sub>ELEH</sub> / t <sub>WLWH</sub>	WE# (CE#) Pulse Width		1	45	50	70	70	70	70	ns						
W4	t <sub>DVWH</sub> / t <sub>DVEH</sub>	Data Setup to WE# (CE#) Going H	ligh	2	40	40	50	50	60	60	ns						
W5	t <sub>AVWH</sub> / t <sub>AVEH</sub>	Address Setup to WE# (CE#) Goin High	ng	2	50	50	70	70	70	70	ns						
W6	$t_{\rm WHEH}/t_{\rm EHWH}$	CE# (WE#) Hold Time from WE# (CE#) High			0	0	0	0	0	0	ns						
W7	$t_{\rm WHDX}/t_{\rm EHDX}$	Data Hold Time from WE# (CE#) H	ligh	2	0	0	0	0	0	0	ns						
W8	$t_{\rm WHAX}/t_{\rm EHAX}$	Address Hold Time from WE# (CE#) High								2	0	0	0	0	0	0	ns
W9	t <sub>WHWL</sub> /	WE# (CE#) Pulse Width High		1	25	30	30	30	30	30	ns						
W10	t <sub>VPWH</sub> / t <sub>VPEH</sub>	V <sub>PP</sub> Setup to WE# (CE#) Going Hi	igh	3	200	200	200	200	200	200	ns						
W11	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD		3	0	0	0	0	0	0	ns						

#### AC Characteristics—Write Operations, continued

#### NOTES:

 Refer to command definition table (Table 6) for valid A<sub>IN</sub> or D<sub>IN</sub>.
 Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence,  $t_{WPH} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$ . Similarly, Write pulse width high ( $t_{WPH}$ ) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence,  $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$ .

3. Sampled, but not 100% tested.

Read timing characteristics during program suspend and erase suspend are the same as during read-only operations.

See Figure 5 for timing measurements and maximum allowable input slew rate. See Figure 8, "AC Waveform: Program and Erase Operations" on page 32.

#	Sym	Parameter	Density 32 Mbit							
			Produ	ct 80 ns	90 ns	90 ns		110 ns		
			v	2.7 V – 3.3 V	2.7 V – 3.3 V	3.0 V – 3.3 V	2.7 V – 3.3 V	3.0 V – 3.3 V	2.7 V – 3.3 V	Unit
			No	te Min	Min	Min	Min	Min	Min	
W1	t <sub>PHWL</sub> / t <sub>PHEL</sub>	RP# High Recovery to WE# (CE#) Going Low		150	150	600	600	600	600	ns
W2	t <sub>ELWL</sub> / t <sub>WLEL</sub>	CE# (WE#) Setup to WE# (CE#) Go Low	bing	0	0	0	0	0	0	ns
W3	t <sub>ELEH</sub> / t <sub>WLWH</sub>	WE# (CE#) Pulse Width	1	50	60	70	70	70	70	ns
W4	t <sub>DVWH</sub> / t <sub>DVEH</sub>	Data Setup to WE# (CE#) Going H	ligh 2	40	40	50	50	60	60	ns
W5	t <sub>AVWH</sub> / t <sub>AVEH</sub>	Address Setup to WE# (CE#) Going High		50	60	70	70	70	70	ns
W6	t <sub>WHEH</sub> / t <sub>EHWH</sub>	CE# (WE#) Hold Time from WE# (CE#) High		0	0	0	0	0	0	ns
W7	$t_{WHDX}/t_{EHDX}$	Data Hold Time from WE# (CE#) H	ligh 2	0	0	0	0	0	0	ns
W8	$t_{WHAX}/t_{EHAX}$	Address Hold Time from WE# (CE High	<sup>#)</sup> 2	0	0	0	0	0	0	ns
W9	t <sub>WHWL</sub> /	WE# (CE#) Pulse Width High	1	30	30	30	30	30	30	ns
W10	t <sub>VPWH</sub> / t <sub>VPEH</sub>	V <sub>PP</sub> Setup to WE# (CE#) Going Hi	gh 3	200	200	200	200	200	200	ns
W11	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3	0	0	0	0	0	0	ns

#### AC Characteristics—Write Operations, continued

#### NOTES:

NOTES:
 Refer to command definition table (Table 6) for valid A<sub>IN</sub> or D<sub>IN</sub>.
 Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, t<sub>WP</sub> = t<sub>WLWH</sub> = t<sub>ELEH</sub> = t<sub>WLEH</sub> = t<sub>ELWH</sub>. Similarly, Write pulse width high (t<sub>WPH</sub>) is defined from CE# or WE# going high (whichever goes high first). Hence, t<sub>WPH</sub> = t<sub>WHWL</sub> = t<sub>ELEH</sub> = t<sub>WHEL</sub> = t<sub>EHWL</sub>.
 Sampled, but not 100% tested.

Read timing characteristics during program suspend and erase suspend are the same as during read-only operations.

See Figure 5 for timing measurements and maximum allowable input slew rate. See Figure 8, "AC Waveform: Program and Erase Operations" on page 32.

#### AC Characteristics—Write Operations, continued

#	Sym		Density		64 I		
			Product		90 ns	100 ns	
		Parameter		v <sub>cc</sub>	2.7 V – 3.3 V	2.7 V – 3.3 V	Unit
				Note	Min	Min	
W1	t <sub>PHWL</sub> / t <sub>PHEL</sub>	RP# High Recovery to WE# (CE#) Going Low			150	150	ns
W2	t <sub>ELWL</sub> / t <sub>WLEL</sub>	CE# (WE#) Setup to WE# (CE#) Going Low			0	0	ns
W3	t <sub>ELEH</sub> / t <sub>WLWH</sub>	WE# (CE#) Pulse Width			60	70	ns
W4	t <sub>DVWH</sub> / t <sub>DVEH</sub>	Data Setup to WE# (CE#) Going High			40	40	ns
W5	t <sub>AVWH</sub> / t <sub>AVEH</sub>	Address Setup to WE# (CE#) Going High			60	60	ns
W6	t <sub>WHEH</sub> / t <sub>EHWH</sub>	CE# (WE#) Hold Time from WE# (CE#) High			0	0	ns
W7	t <sub>WHDX</sub> / t <sub>EHDX</sub>	Data Hold Time from WE# (CE#) High			0	0	ns
W8	t <sub>WHAX</sub> / t <sub>EHAX</sub>	Address Hold Time from WE# (CE#) High	2	0	0	ns	
W9	t <sub>WHWL</sub> /	WE# (CE#) Pulse Width High			30	30	ns
W10	t <sub>VPWH</sub> / t <sub>VPEH</sub>	V <sub>PP</sub> Setup to WE# (CE#) Going High			200	200	ns
W11	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD			0	0	ns

#### NOTES:

 Refer to command definition table (Table 6) for valid A<sub>IN</sub> or D<sub>IN</sub>.
 Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence,  $t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$ . Similarly, Write pulse width high ( $t_{WPH}$ ) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence,  $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$ .

3. Sampled, but not 100% tested.

Read timing characteristics during program suspend and erase suspend are the same as during read-only operations.

See Figure 5 for timing measurements and maximum allowable input slew rate. See Figure 8, "AC Waveform: Program and Erase Operations" on page 32.


#### **Program and Erase Timings** 4.7

Symbol	Parameter	V <sub>PP</sub>	2.7 V-	-3.6 V	11.4 V-	-12.6 V	Units
Symbol		Notes	Typ <sup>(1)</sup>	Max	Typ <sup>(1)</sup>	Max	Units
t	8-KB Parameter Block Program Time (Byte)	2, 3	0.16	0.48	0.08	0.24	s
t <sub>BWPB</sub>	4-KW Parameter Block Program Time (Word)	2, 3	0.10	0.30	0.03	0.12	s
tours	64-KB Main Block Program Time (Byte)	2, 3, 4	1.2	3.7	0.6	1.7	S
t <sub>BWMB</sub>	32-KW Main Block Program Time(Word)	2, 3	0.8	2.4	0.24	1	s
	Byte Program Time	2, 3, 4	17	165	8	185	μs
t <sub>WHQV1</sub> / t <sub>EHQV1</sub>	Word Program Time for 0.18 Micron Product	2,3	12	200	8	185	μs
	Word Program Time for 0.25 Micron and 0.4 Micron Products	2, 3	22	200	8	185	μs
+ /+	8-KB Parameter Block Erase Time (Byte)	2, 3, 4	1	4	0.8	4	s
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4-KW Parameter Block Erase Time (Word)	2, 3	0.5	4	0.4	4	s
+ /+	64-KB Main Block Erase Time (Byte)	2, 3, 4	1	5	1	5	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32-KW Main Block Erase Time (Word)	2, 3	1	5	0.6	5	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	Program Suspend Latency		5	10	5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Erase Suspend Latency		5	20	5	20	μs

NOTES:

Typical values measured at nominal voltages and T<sub>A</sub> = +25 °C.
 Excludes external system-level overhead.
 Sampled, not 100% tested.

4. x8 not available on 0.18 Micron offerings



#### Figure 8. AC Waveform: Program and Erase Operations


#### NOTES:

- 1. CE# must be toggled low when reading Status Register Data. WE# must be inactive (high) when reading Status Register Data.
- A. V<sub>CC</sub> Power-Up and Standby.B. Write Program or Erase Setup Command.
- C. Write Valid Address and Data (for Program) or Erase Confirm Command.
- D. Automated Program or Erase Delay.
- E. Read Status Register Data (SRD): reflects completed program/erase operation. F.Write Read Array Command.

0580\_08

### 5.0 Reset Operations





0580\_09

#### **Reset Specifications**

Symbol	Parameter	Notes	V <sub>CC</sub> = 2.7	Unit	
Symbol	i arameter	Notes	Min	Мах	Unit
t <sub>PLPH</sub>	RP# Low to Reset during Read (If RP# is tied to $V_{CC}$ , this specification is not applicable)	1,2	100		ns
t <sub>PLRH</sub>	RP# Low to Reset during Block Erase or Program	2,3		22	μs

#### NOTES:


1. If  $t_{PLPH}$  is <100 ns the device may still RESET but this is not guaranteed

2. .Sampled, but not 100% tested.

3. If RP# is asserted while a block erase or word program operation is not executing, the reset will complete within 100 ns.



# 6.0 Ordering Information





#### **Ordering Information Valid Combinations**

	40-Lead TSOP	48-Ball µBGA* CSP <sup>(1,2)</sup>	48-Lead TSOP	48-Ball µBGA CSP <sup>(1,2)</sup>	48-Ball VF BGA
			TE28F640B3TC90	GT28F640B3TC90	
Ext. Temp.			TE28F640B3BC90	GT28F640B3BC90	
64 Mbit			TE28F640B3TC100	GT28F640B3TC100	
			TE28F640B3BC100	GT28F640B3BC100	
			TE28F320B3TA100	GT28F320B3TA100	GE28F320B3TC80
Ext. Temp. 32 Mbit			TE28F320B3BA100	GT28F320B3BA100	GE28F320B3BC80
32 Mbit			TE28F320B3TA110	GT28F320B3TA110	GE28F320B3TC90
			TE28F320B3BA110	GT28F320B3BA110	GE28F320B3BC90
	TE28F016B3TA90 <sup>(3)</sup>	GT28F016B3TA90 <sup>(3)</sup>	TE28F160B3TA90 <sup>(3)</sup>	GT28F160B3TA90 <sup>(3)</sup>	GE28F160B3TC70
Ext. Temp.	TE28F016B3BA90 <sup>(3)</sup>	GT28F016B3BA90 <sup>(3)</sup>	TE28F160B3BA90 <sup>(3)</sup>	GT28F160B3BA90 <sup>(3)</sup>	GE28F160B3BC70
16 Mbit	TE28F016B3TA110 <sup>(3)</sup>	GT28F016B3TA110 <sup>(3)</sup>	TE28F160B3TA110 <sup>(3)</sup>	GT28F160B3TA110 <sup>(3)</sup>	GE28F160B3TC80
	TE28F016B3BA110 <sup>(3)</sup>	GT28F016B3BA110 <sup>(3)</sup>	TE28F160B3BA110 <sup>(3)</sup>	GT28F160B3BA110 <sup>(3)</sup>	GE28F160B3BC80
	TE28F008B3TA90 <sup>(3)</sup>	GT28F008B3T90	TE28F800B3TA90 <sup>(3)</sup>	GT28F800B3T90	
Ext. Temp.	TE28F008B3BA90 <sup>(3)</sup>	GT28F008B3B90	TE28F800B3BA90 <sup>(3)</sup>	GT28F800B3B90	
8 Mbit	TE28F008B3TA110 <sup>(3)</sup>	GT28F008B3T110	TE28F800B3TA110 <sup>(3)</sup>	GT28F800B3T110	
	TE28F008B3BA110 <sup>(3)</sup>	GT28F008B3B110	TE28F800B3BA110 <sup>(3)</sup>	GT28F800B3B110	
	TE28F004B3T90		TE28F400B3T90		
Ext. Temp	TE28F004B3B90		TE28F400B3B90		
4 Mbit	TE28F004B3T110		TE28F400B3T110		
	TE28F004B3B110		TE28F400B3B110		

#### NOTES:

- 1. The 48-ball µBGA package top side mark reads F160B3 [or F800B3]. This mark is identical for both x8 and x16 products. All product shipping boxes or trays provide the correct information regarding bus architecture. However, once the devices are removed from the shipping media, it may be difficult to differentiate based on the top side mark. The device identifier (accessible through the Device ID command: see Section 3.2.2 for further details) enables x8 and x16 µBGA package product differentiation.
- 2. The second line of the 48-ball µBGA package top side mark specifies assembly codes. For samples only, the first character signifies either "E" for engineering samples or "S" for silicon daisy chain samples. All other assembly codes without an "E" or "S" as the first character are production units.
- 3. Product can be ordered in either 0.25 µm or 0.4 µm material. The "A" before the access speed specifies 0.25 µm material. For new designs, Intel recommends using 0.25 µm Advanced Boot Block devices.



# 7.0 Additional Information

Order Number	Document/Tool			
297948	3 Volt Advanced Boot Block Flash Memory Family Specification Update			
292199	AP-641 Achieving Low Power with the 3 Volt Advanced Boot Block Flash Memory			
292200	AP-642 Designing for Upgrade to the 3 Volt Advanced Boot Block Flash Memory			
Note 2	3 Volt Advanced Boot Block Algorithms ('C' and assembly)			
	http://developer.intel.com/design/flash/swtools			
Contact your Intel Representative	Intel <sup>®</sup> Flash Data Integrator (IFDI) Software Developer's Kit			
297874	IFDI Interactive: Play with Intel <sup>®</sup> Flash Data Integrator on Your PC			

#### NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

Visit Intel's World Wide Web home page at http://www.Intel.com or http://developer.intel.com for technical documentation and tools.


3. For the most current information on Intel Advanced and Advanced+ Boot Block Flash memory, visit our microsite at http://developer.intel.com/design/flash/abblock.

# Appendix A Write State Machine Current/Next States

						Command	l Input (and N	ext State)			
Current State	SR.7	Data When Read	Read Array (FFH)	Program Setup (10/ 40H)	Erase Setup (20H)	Erase Confirm (D0H)	Prog/Ers Suspend (B0H)	Prog/Ers Resume (D0H)	Read Status (70H)	Clear Status (50H)	Read Identifier. (90H)
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Read Identifier	"1"	Identifier	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Prog. Setup	"1"	Status		Program (Command Input = Data to be Programmed)							
Program (continue)	"0"	Status		Program	(continue)		Prog. Susp. to Rd. Status		Program	(continue)	
Program Suspend to Read Status	"1"	Status	Prog. Sus. to Read Array	Program S to Read		Program (continue)	Program Susp. to Read Array	Program (continue)	Prog. Susp.to Read Status	Prog. Sus. to Read Array	Prog. Susp. to Read Identifier
Program Suspend to Read Array	"1"	Array	Prog. Susp. to Read Array	Program S to Read	Suspend Array	Program (continue)	Program Susp. to Read Array	Program (continue)	Prog. Susp. to Read Status	Prog. Sus. to Read Array	Prog. Susp. to Read Identifier
Prog. Susp. to Read Identifier	"1"	Identifier	Prog. Susp.to Read Array	Program S to Read		Program (continue)	Program Susp. to Read Array	Program (continue)	Prog. Susp. to Read Status	Prog. Sus. to Read Array	Prog. Susp. to Read Identifier
Program (complete)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Erase Setup	"1"	Status	Eras	e Command I	Error	Erase (continue)	Erase Cmd. Error	Erase (continue)	Erase Command Error		
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Erase (continue)	"0"	Status		Erase (c	continue)		Erase Sus. to Read Status		Erase (c	ontinue)	
Erase Suspend to Status	"1"	Status	Erase Susp. to Read Array	Program Setup	Erase Susp. to Read Array	Erase	Erase Susp. to Read Array	Erase	Erase Susp. to Read Status	Erase Susp. to Read Array	Ers. Susp. to Read Identifier
Erase Susp. to Read Array	"1"	Array	Erase Susp.to Read Array	Program Setup	Erase Susp. to Read Array	Erase	Erase Susp. to Read Array	Erase	Erase Susp.to Read Status	Erase Susp.to Read Array	Ers. Susp. to Read Identifier
Erase Susp. to Read Identifier	"1"	Identifier	Erase Susp.to Read Array	Program Setup	Erase Susp. to Read Array	Erase	Erase Susp. to Read Array	Erase	Erase Susp.to Read Status	Erase Susp.to Read Array	Ers. Susp. to Read Identifier
Erase (complete)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier



# Appendix B Architecture Block Diagram



Preliminary

# Appendix C Word-Wide Memory Map Diagrams

	Top Boot				Bottom Boot	
Size (KW)	16 Mbit	32 Mbit	Size (KW)	8 Mbit	16 Mbit	32 Mbit
4	FF000-FFFFF	1FF000-1FFFFF	32			1F8000-1FFFFF
4	FE000-FEFFF	1FE000-1FEFFF	32			1F0000-1F7FFF
4	FD000-FDFFF	1FD000-1FDFFF	32			1E8000-1EFFFF
4	FC000-FCFFF	1FC000-1FCFFF	32			1E0000-1E7FFF
4	FB000-FBFFF	1FB000-1FBFFF	32			1D8000-1DFFFF
4	FA000-FAFFF	1FA000-1FAFFF	32			1D0000-1D7FFF
4	F9000-F9FFF	1F9000-1F9FFF	32			1C8000-1CFFFF
4	F8000-F8FFF	1F8000-1F8FFF	32			1C0000-1C7FFF
32	F0000-F7FFF	1F0000-1F7FFF	32			1B8000-1BFFFF
32	E8000-EFFFF	1E8000-1EFFFF	32			1B0000-1B7FFF
32	E0000-E7FFF	1E0000-1E7FFF	32			1A8000-1AFFFF
32	D8000-DFFFF	1D8000-1DFFFF	32			1A0000-1A7FFF
32	D0000-D7FFF	1D0000-1D7FFF	32			198000-19FFFF
32	C8000-CFFFF	1C8000-1CFFFF	32			190000-197FFF
32	C0000-C7FFF	1C0000-1C7FFF	32			188000-18FFFF
32	B8000-BFFFF	1B8000-1BFFFF	32			180000-187FFF
32	B0000-B7FFF	1B0000-1B7FFF	32			178000-17FFFF
32	A8000-AFFFF	1A8000-1AFFFF	32			170000-177FFF
32	A0000-A7FFF	1A0000-1A7FFF	32			168000-16FFFF
32	98000-9FFFF	198000-19FFFF	32			160000-167FFF
32	90000-97FFF	190000-197FFF	32			158000-15FFFF
32	88000-8FFFF	188000-18FFFF	32			150000-157FFF
32	80000-87FFF	180000-187FFF	32			148000-14FFFF
32	78000-7FFFF	178000-17FFFF	32			140000-147FFF
32	70000-77FFF	170000-177FFF	32			138000-13FFFF
32	68000-6FFFF	168000-16FFFF	32			130000-137FFF
32	60000-67FFF	160000-167FFF	32			128000-12FFFF
32	58000-5FFFF	158000-15FFFF	32			120000-127FFF
32	50000-57FFF	150000-157FFF	32			118000-11FFFF
32	48000-4FFFF	148000-14FFFF	32			110000-117FFF
32	40000-47FFF	140000-147FFF	32			108000-10FFFF
32	38000-3FFFF	138000-13FFFF	32			100000-107FFF
32	30000-37FFF	130000-137FFF	32		F8000-FFFFF	0F8000-0FFFFF
32	28000-2FFFF	128000-12FFFF	32		F0000-F7FFF	0F0000-0F7FFF
32	20000-27FFF	120000-127FFF	32		E8000-EFFFF	0E8000-0EFFFF
32	18000-1FFFF	118000-11FFFF	32		E0000-E7FFF	0E0000-0E7FFF
32	10000-17FFF	110000-117FFF	32		D8000-DFFFF	0D8000-0DFFFF
32	08000-0FFFF	108000-10FFFF	32		D0000-D7FFF	0D0000-0D7FFF
32	00000-07FFF	100000-107FFF	32		C8000-CFFFF	0C8000-0CFFFF
This	s column continues on next	t page		This colum	n continues on next	page

### 16-Mbit and 32-Mbit Word-Wide Memory Addressing



	Top Boot			Botto	om Boot	
Size (KW)	16 Mbit	32 Mbit	Size (KW)		16 Mbit	32 Mbit
32		0F8000-0FFFFF	32	C	0000-C7FFF	0C0000-0C7FFF
32		0F0000-0F7FFF	32	B	8000-BFFFF	0B8000-0BFFFF
32		0E8000-0EFFFF	32	B	0000-B7FFF	0B0000-0B7FFF
32		0E0000-0E7FFF	32		8000-AFFFF	0A8000-0AFFFF
32		0D8000-0DFFFF	32	A	0000-A7FFF	0A0000-0A7FFF
32		0D0000-0D7FFF	32	9	8000-9FFFF	098000-09FFFF
32		0C8000-0CFFFF	32	9	0000-97FFF	090000-097FFF
32		0C0000-0C7FFF	32	8	8000-8FFFF	088000-08FFFF
32		0B8000-0BFFFF	32	8	0000-87FFF	080000-087FFF
32		0B0000-0B7FFF	32	7	8000-7FFFF	78000-7FFFF
32		0A8000-0AFFFF	32	7	0000-77FFF	70000-77FFF
32		0A0000-0A7FFF	32	6	8000-6FFFF	68000-6FFFF
32		098000-09FFFF	32	6	0000-67FFF	60000-67FFF
32		090000-097FFF	32	5	8000-5FFFF	58000-5FFFF
32		088000-08FFFF	32	5	0000-57FFF	50000-57FFF
32		080000-087FFF	32	4	8000-4FFFF	48000-4FFFF
32		078000-07FFFF	32	4	0000-47FFF	40000-47FFF
32		070000-077FFF	32	3	8000-3FFFF	38000-3FFFF
32		068000-06FFFF	32	3	0000-37FFF	30000-37FFF
32		060000-067FFF	32	2	8000-2FFFF	28000-2FFFF
32		058000-05FFFF	32	2	0000-27FFF	20000-27FFF
32		050000-057FFF	32	1	8000-1FFFF	18000-1FFFF
32		048000-04FFFF	32	1	0000-17FFF	10000-17FFF
32		040000-047FFF	32	0	8000-0FFFF	08000-0FFFF
32		038000-03FFFF	4	0	7000-07FFF	07000-07FFF
32		030000-037FFF	4	0	6000-06FFF	06000-06FFF
32		028000-02FFFF	4	0	5000-05FFF	05000-05FFF
32		020000-027FFF	4	0	4000-04FFF	04000-04FFF
32		018000-01FFFF	4	0	3000-03FFF	03000-03FFF
32		010000-017FFF	4	0	2000-02FFF	02000-02FFF
32		008000-00FFFF	4	0	1000-01FFF	01000-01FFF
32		000000-007FFF	4	0	0000-00FFF	00000-00FFF

### 16-Mbit and 32-Mbit Word-Wide Memory Addressing (Continued)



		Top Boot		В	ottom Boot	
Size (KW)	4 Mbit		Size (KW)	4 Mbit	8 Mbit	
	3F000-3FFFF	7F000-7FFFF	 32		78000-7FFFF	
	3E000-3EFFF	7E000-7EFFF	 32		70000-77FFF	
	3D000-3DFFF	7D000-7DFFF	 32		68000-6FFFF	
	3C000-3CFFF	7C000-7CFFF	32		60000-67FFF	
	3B000-3BFFF	7B000-7BFFF	32		58000-5FFFF	
	3A000-3AFFF	7A000-7AFFF	32		50000-57FFF	
	39000-39FFF	79000-79FFF	32		48000-4FFFF	
	38000-38FFF	78000-78FFF	32		40000-47FFF	
4	30000-37FFF	70000-77FFF	32	38000-3FFFF	38000-3FFFF	
4	28000-2FFFF	68000-6FFFF	32	30000-37FFF	30000-37FFF	
4	20000-27FFF	60000-67FFF	32	28000-2FFFF	28000-2FFFF	
4	18000-1FFFF	58000-5FFFF	32	20000-27FFF	20000-27FFF	
4	10000-17FFF	50000-57FFF	32	18000-1FFFF	18000-1FFFF	
4	08000-0FFFF	48000-4FFFF	32	10000-17FFF	10000-17FFF	
4	00000-07FFF	40000-47FFF	32	08000-0FFFF	08000-0FFFF	
4		38000-3FFFF	4	07000-07FFF	07000-07FFF	
32		30000-37FFF	4	06000-06FFF	06000-06FFF	
32		28000-2FFFF	4	05000-05FFF	05000-05FFF	
32		20000-27FFF	4	04000-04FFF	04000-04FFF	
32		18000-1FFFF	4	03000-03FFF	03000-03FFF	
32		10000-17FFF	4	02000-02FFF	02000-02FFF	
32		08000-0FFFF	4	01000-01FFF	01000-01FFF	
32		00000-07FFF	4	00000-00FFF	00000-00FFF	

### 4-Mbit and 8-Mbit Word-Wide Memory Addressing



		Top Boot			E	ottom Boot	
Size (KW)	16 Mbit	32 Mbit	64 Mbit	Size (KW)	16 Mbit	32 Mbit	64 Mbit
4	FF000-FFFFF	1FF000-1FFFFF	3FF000-3FFFFF	32			3F8000-3FFFFF
4	FE000-FEFFF	1FE000-1FEFFF	3FE000-3FEFFF	32			3F0000-3F7FFF
4	FD000-FDFFF	1FD000-1FDFFF	3FD000-3FDFFF	32			3E8000-3EFFFF
4	FC000-FCFFF	1FC000-1FCFFF	3FC000-3FCFFF	32			3E0000-3E7FFF
4	FB000-FBFFF	1FB000-1FBFFF	3FB000-3FBFFF	32			3D8000-3DFFFF
4	FA000-FAFFF	1FA000-1FAFFF	3FA000-3FAFFF	32			3D0000-3D7FFF
4	F9000-F9FFF	1F9000-1F9FFF	3F9000-3F9FFF	32			3C8000-3CFFFF
4	F8000-F8FFF	1F8000-1F8FFF	3F8000-3F8FFF	32			3C0000-3C7FFF
32	F0000-F7FFF	1F0000-1F7FFF	3F0000-3F7FFF	32			3B8000-3BFFFF
32	E8000-EFFFF	1E8000-1EFFFF	3E8000-3EFFFF	32			3B0000-3B7FFF
32	E0000-E7FFF	1E0000-1E7FFF	3E0000-3E7FFF	32			3A8000-3AFFFF
32	D8000-DFFFF	1D8000-1DFFFF	3D8000-3DFFFF	32			3A0000-3A7FFF
32	D0000-D7FFF	1D0000-1D7FFF	3D0000-3D7FFF	32			398000-39FFFF
32	C8000-CFFFF	1C8000-1CFFFF	3C8000-3CFFFF	32			390000-397FFF
32	C0000-C7FFF	1C0000-1C7FFF	3C0000-3C7FFF	32			388000-38FFFF
32	B8000-BFFFF	1B8000-1BFFFF	3B8000-3BFFFF	32			380000-387FFF
32	B0000-B7FFF	1B0000-1B7FFF	3B0000-3B7FFF	32			378000-37FFFF
32	A8000-AFFFF	1A8000-1AFFFF	3A8000-3AFFFF	32			370000-377FFF
32	A0000-A7FFF	1A0000-1A7FFF	3A0000-3A7FFF	32			368000-36FFFF
32	98000-9FFFF	198000-19FFFF	398000-39FFFF	32			360000-367FFF
32	90000-97FFF	190000-197FFF	390000-397FFF	32			358000-35FFFF
32	88000-8FFFF	188000-18FFFF	388000-38FFFF	32			350000-357FFF
32	80000-87FFF	180000-187FFF	380000-387FFF	32			348000-34FFFF
32	78000-7FFFF	178000-17FFFF	378000-37FFFF	32			340000-347FFF
32	70000-77FFF	170000-177FFF	370000-377FFF	32			338000-33FFFF
32	68000-6FFFF	168000-16FFFF	368000-36FFFF	32			330000-337FFF
32	60000-67FFF	160000-167FFF	360000-367FFF	32			328000-32FFFF
32	58000-5FFFF	158000-15FFFF	358000-35FFFF	32			320000-327FFF
32	50000-57FFF	150000-157FFF	350000-357FFF	32			318000-31FFFF
32	48000-4FFFF	148000-14FFFF	348000-34FFFF	32			310000-317FFF
32	40000-47FFF	140000-147FFF	340000-347FFF	32			308000-30FFFF
32	38000-3FFFF	138000-13FFFF	338000-33FFFF	32			300000-307FFF
32	30000-37FFF	130000-137FFF	330000-337FFF	32			2F8000-2FFFFF
32	28000-2FFFF	128000-12FFFF	328000-32FFFF	32			2F0000-2F7FFF
32	20000-27FFF	120000-127FFF	320000-327FFF	32			2E8000-2EFFFF
32	18000-1FFFF	118000-11FFFF	318000-31FFFF	32			2E0000-2E7FFF
32	10000-17FFF	110000-117FFF	310000-317FFF	32			2D8000-2DFFFF
32	08000-0FFFF	108000-10FFFF	308000-30FFFF	32			2D0000-2D7FFF
32	00000-07FFF	100000-107FFF	300000-307FFF	32			2C8000-2CFFFF
32		0F8000-0FFFFF	2F8000-2FFFFF	32			2C0000-2C7FFF
32		0F0000-0F7FFF	2F0000-2F7FFF	32			2B8000-2BFFFF
32		0E8000-0EFFFF	2E8000-2EFFFF	32			2B0000-2B7FFF
32		0E0000-0E7FFF	2E0000-2E7FFF	32			2A8000-2AFFFF
32		0D8000-0DFFFF	2D8000-2DFFFF	32			2A0000-2A7FFF
32		0D0000-0D7FFF	2D0000-2D7FFF	32			298000-29FFFF
32		0C8000-0CFFFF	2C8000-2CFFFF	32			290000-297FFF
32		0C0000-0C7FFF	2C0000-2C7FFF	32			288000-28FFFF
32		0B8000-0BFFFF	2B8000-2BFFFF	32			280000-287FFF
32		0B0000-0B7FFF	2B0000-2B7FFF	32			278000-27FFFF
	This colun	nn continues on next p	age		This column	continues on next p	bage

### 16-Mbit, 32-Mbit, and 64-Mbit Word-Wide Memory Addressing



	Top Boot			Bottom Boot			
Size (KW)	16 Mbit	32 Mbit	64 Mbit	Size (KW)	16 Mbit	32 Mbit	64 Mbit
32		0A8000-0AFFFF	2A8000-2AFFFF	32			270000-277FFF
32		0A0000-0A7FFF	2A0000-2A7FFF	32			268000-26FFFF
32		098000-09FFFF	298000-29FFFF	32			260000-267FFF
32		090000-097FFF	290000-297FFF	32			258000-25FFFF
32		088000-08FFFF	288000-28FFFF	32			250000-257FFF
32		080000-087FFF	280000-287FFF	32			248000-24FFFF
32		078000-07FFFF	278000-27FFFF	32			240000-247FFF
32		070000-077FFF	270000-277FFF	32			238000-23FFFF
32		068000-06FFFF	268000-26FFFF	32			230000-237FFF
32		060000-067FFF	260000-267FFF	32			228000-22FFFF
32		058000-05FFFF	258000-25FFFF	32			220000-227FFF
32		050000-057FFF	250000-257FFF	32			218000-21FFFF
32		048000-04FFFF	248000-24FFFF	32			210000-217FFF
32		040000-047FFF	240000-247FFF	32			208000-20FFFF
32		038000-03FFFF	238000-23FFFF	32			200000-207FFF
32		030000-037FFF	230000-237FFF	32		1F8000-1FFFFF	1F8000-1FFFFF
32		028000-02FFFF	228000-22FFFF	32		1F0000-1F7FFF	1F0000-1F7FFF
32		020000-027FFF	220000-227FFF	32		1E8000-1EFFFF	1E8000-1EFFFF
32		018000-01FFFF	218000-21FFFF	32		1E0000-1E7FFF	1E0000-1E7FFF
32		010000-017FFF	210000-217FFF	32		1D8000-1DFFFF	1D8000-1DFFFF
32		008000-00FFFF	208000-21FFFF	32		1D0000-1D7FFF	1D0000-1D7FFF
32		000000-007FFF	200000-207FFF	32		1C8000-1CFFFF	1C8000-1CFFFF
32			1F8000-1FFFFF	32		1C0000-1C7FFF	1C0000-1C7FFF
32			1F0000-1F7FFF	32		1B8000-1BFFFF	1B8000-1BFFFF
32			1E8000-1EFFFF	32		1B0000-1B7FFF	1B0000-1B7FFF
32			1E0000-1E7FFF	32		1A8000-1AFFFF	1A8000-1AFFFF
32			1D8000-1DFFFF	32		1A0000-1A7FFF	1A0000-1A7FFF
32			1D0000-1D7FFF	32		198000-19FFFF	198000-19FFFF
32			1C8000-1CFFFF	32		190000-197FFF	190000-197FFF
32			1C0000-1C7FFF	32		188000-18FFFF	188000-18FFFF
32			1B8000-1BFFFF	32		180000-187FFF	180000-187FFF
32			1B0000-1B7FFF	32		178000-17FFFF	178000-17FFFF
32			1A8000-1AFFFF	32		170000-177FFF	170000-177FFF
32			1A0000-1A7FFF	32		168000-16FFFF	168000-16FFFF
32			198000-19FFFF	32		160000-167FFF	160000-167FFF
32			190000-197FFF	32		158000-15FFFF	158000-15FFFF
32			188000-18FFFF	32		150000-157FFF	150000-157FFF
32			180000-187FFF	32		148000-14FFFF	148000-14FFFF
32			178000-17FFFF	32		140000-147FFF	140000-147FFF
32 32			170000-177FFF	32		138000-13FFFF	138000-13FFFF
			168000-16FFFF	32		130000-137FFF	130000-137FFF
32 32			160000-167FFF 158000-15FFFF	32 32		128000-12FFFF 120000-127FFF	128000-12FFFF
							120000-127FFF
32			150000-157FFF	32		118000-11FFFF	118000-11FFFF
32 32			148000-14FFFF	32		110000-117FFF 108000-10FFFF	110000-117FFF
			140000-147FFF	32			108000-10FFFF
32			138000-13FFFF	32		100000-107FFF	100000-107FFF
32 32			130000-137FFF 128000-12FFFF	32 32	F8000-FFFFF F0000-F7FFF	F8000-FFFFF F0000-F7FFF	F8000-FFFFF F0000-F7FFF
			128000-12FFFF 120000-127FFF			E8000-EFFFF	
32				32	E8000-EFFFF E0000-E7FFF		E8000-EFFFF
32 32			118000-11FFFF	32	D8000-DFFFF	E0000-E7FFF	E0000-E7FFF
			110000-117FFF 108000-10FFFF	32		D8000-DFFFF	D8000-DFFFF
32 32				32 32	D0000-D7FFF	D0000-D7FFF C8000-CFFFF	D0000-D7FFF
32	This activ	mp continues on port a	100000-107FFF	32	C8000-CFFFF		C8000-CFFFF
	This colu	mn continues on next p	aye		i nis column	continues on next page	1c

#### 16-Mbit, 32-Mbit, and 64-Mbit Word-Wide Memory Addressing (Continued)



		Top Boot		Bottom Boot				
Size (KW)	16 Mbit	32 Mbit	64 Mbit	Size (KW)	16 Mbit	32 Mbit	64 Mbit	
32			0F8000-0FFFFF	32	C0000-C7FFF	C0000-C7FFF	C0000-C7FFF	
32			0F0000-0F7FFF	32	B8000-BFFFF	B8000-BFFFF	B8000-BFFFF	
32			0E8000-0EFFFF	32	B0000-B7FFF	B0000-B7FFF	B0000-B7FFF	
32			0E0000-0E7FFF	32	A8000-AFFFF	A8000-AFFFF	A8000-AFFFF	
32			0D8000-0DFFFF	32	A0000-A7FFF	A0000-A7FFF	A0000-A7FFF	
32			0D0000-0D7FFF	32	98000-9FFFF	98000-9FFFF	98000-9FFFF	
32			0C8000-0CFFFF	32	90000-97FFF	90000-97FFF	90000-97FFF	
32			0C0000-0C7FFF	32	88000-8FFFF	88000-8FFFF	88000-8FFFF	
32			0B8000-0BFFFF	32	80000-87FFF	80000-87FFF	80000-87FFF	
32			0B0000-0B7FFF	32	78000-7FFFF	78000-7FFFF	78000-7FFFF	
32			0A8000-0AFFFF	32	70000-77FFF	70000-77FFF	70000-77FFF	
32			0A0000-0A7FFF	32	68000-6FFFF	68000-6FFFF	68000-6FFFF	
32			098000-09FFFF	32	60000-67FFF	60000-67FFF	60000-67FFF	
32			090000-097FFF	32	58000-5FFFF	58000-5FFFF	58000-5FFFF	
32			088000-08FFFF	32	50000-57FFF	50000-57FFF	50000-57FFF	
32			080000-087FFF	32	48000-4FFFF	48000-4FFFF	48000-4FFFF	
32			078000-07FFFF	32	40000-47FFF	40000-47FFF	40000-47FFF	
32			070000-077FFF	32	38000-3FFFF	38000-3FFFF	38000-3FFFF	
32			068000-06FFFF	32	30000-37FFF	30000-37FFF	30000-37FFF	
32			060000-067FFF	32	28000-2FFFF	28000-2FFFF	28000-2FFFF	
32			058000-05FFFF	32	20000-27FFF	20000-27FFF	20000-27FFF	
32			050000-057FFF	32	18000-1FFFF	18000-1FFFF	18000-1FFFF	
32			048000-04FFFF	32	10000-17FFF	10000-17FFF	10000-17FFF	
32			040000-047FFF	32	08000-0FFFF	08000-0FFFF	08000-0FFFF	
32			038000-03FFFF	4	07000-07FFF	07000-07FFF	07000-07FFF	
32			030000-037FFF	4	06000-06FFF	06000-06FFF	06000-06FFF	
32			028000-02FFFF	4	05000-05FFF	05000-05FFF	05000-05FFF	
32			020000-027FFF	4	04000-04FFF	04000-04FFF	04000-04FFF	
32			018000-01FFFF	4	03000-03FFF	03000-03FFF	03000-03FFF	
32			010000-017FFF	4	02000-02FFF	02000-02FFF	02000-02FFF	
32			008000-00FFFF	4	01000-01FFF	01000-01FFF	01000-01FFF	
32			000000-007FFF	4	00000-00FFF	00000-00FFF	00000-00FFF	

### 16-Mbit, 32-Mbit, and 64-Mbit Word-Wide Memory Addressing (Continued)

# Appendix D Byte-Wide Memory Map Diagrams

	Top Boot			Bottom Boot	
Size (KB)	8 Mbit	16 Mbit	Size (KB)	8 Mbit	16 Mbit
8	FE000-FFFFF	1FE000-1FFFFF	64		
8	FC000-FDFFF	1FC000-1FDFFF	64		
8	FA000-FBFFF	1FA000-1FBFFF	64		
8	F8000-F9FFF	1F8000-1F9FFF	64		
8	F6000-F7FFF	1F6000-1F7FFF	64		
8	F4000-F5FFF	1F4000-1F5FFF	64		
8	F2000-F3FFF	1F2000-1F3FFF	64		
8	F0000-F1FFF	1F0000-1F1FFF	64		
64	E0000-EFFFF	1E0000-1EFFFF	64		
64	D0000-DFFFF	1D0000-1DFFFF	64		
64	C0000-CFFFF	1C0000-1CFFFF	64		
64	B0000-BFFFF	1B0000-1BFFFF	64		
64	A0000-AFFFF	1A0000-1AFFFF	64		
64	90000-9FFFF	190000-19FFFF	64		
64	80000-8FFFF	180000-18FFFF	64		
64	70000-7FFFF	170000-17FFFF	64		
64	60000-6FFFF	160000-16FFFF	64		
64	50000-5FFFF	150000-15FFFF	64		
64	40000-4FFFF	140000-14FFFF	64		
64	30000-3FFFF	130000-13FFFF	64		
64	20000-2FFFF	120000-12FFFF	64		
64	10000-1FFFF	110000-11FFFF	64		
64	00000-0FFFF	100000-10FFFF	64		
64		0F0000-0FFFFF	64		
64		0E0000-0EFFFF	64		
64		0D0000-0DFFFF	64		
64		0C0000-0CFFFF	64		
64		0B0000-0BFFFF	64		
64		0A0000-0AFFFF	64		
64		090000-09FFFF	64		
64		080000-08FFFF	64		
64		070000-07FFFF	64		
64		060000-06FFFF	64		1F0000-1FFFFF
64		050000-05FFFF	64		1E0000-1EFFFF
64		040000-04FFFF	64		1D0000-1DFFFF
64		030000-03FFFF	64		1C0000-1CFFFF
64		020000-02FFFF	64		1B0000-1BFFFF
64		010000-01FFFF	64		1A0000-1AFFFF
64		000000-00FFFF	64		190000-19FFFF
This c	olumn continues on ne	ext page	This co	lumn continues on n	ext page

#### 8-Mbit and 16-Mbit Byte-Wide Byte-Wide Memory Addressing

Top Boot			Bottom Boot			
Size (KB)	8 Mbit	16 Mbit	Size (KB)	8 Mbit	16 Mbit	
64			64		180000-18FFFF	
64			64		170000-17FFFF	
64			64		160000-16FFFF	
64			64		150000-15FFFF	
64			64		140000-14FFFF	
64			64		130000-13FFFF	
64			64		120000-12FFFF	
64			64		110000-11FFFF	
64			64		100000-10FFFF	
64			64	F0000-FFFFF	0F0000-0FFFFF	
64			64	E0000-EFFFF	0E0000-0EFFFF	
64			64	D0000-DFFFF	0D0000-0DFFFF	
64			64	C0000-CFFFF	0C0000-0CFFFF	
64			64	B0000-BFFFF	0B0000-0BFFFF	
64			64	A0000-AFFFF	0A0000-0AFFFF	
64			64	90000-9FFFF	090000-09FFFF	
64			64	80000-8FFFF	080000-08FFFF	
64			64	70000-7FFFF	070000-07FFFF	
64			64	60000-6FFFF	060000-06FFFF	
64			64	50000-5FFFF	050000-05FFFF	
64			64	40000-4FFFF	040000-04FFFF	
64			64	30000-3FFFF	030000-03FFFF	
64			64	20000-2FFFF	020000-02FFFF	
64			64	10000-1FFFF	010000-01FFFF	
64			8	0E000-0FFFF	00E000-00FFFF	
64			8	0C000-0DFFF	00C000-00DFFF	
64			8	0A000-0BFFF	00A000-00BFFF	
64			8	08000-09FFF	008000-009FFF	
64			8	06000-07FFF	006000-007FFF	
64			8	04000-05FFF	004000-005FFF	
64			8	02000-03FFF	002000-003FFF	
64			8	00000-01FFF	000000-001FFF	

8-Mbit and 16-Mbit Byte-Wide Memory Addressing (Continued)




4-Mbit Byte-Wide Memory	Addressing
-------------------------	------------

Top Boot		Bottom Boot			
Size (KB)	4 Mbit		Size (KB)	4 Mbit	
8	7E000-7FFFF		64	70000-7FFFF	
8	7C000-7DFFF		64	60000-6FFFF	
8	7A000-7BFFF		64	50000-5FFFF	
8	78000-79FFF		64	40000-4FFFF	
8	76000-77FFF		64	30000-3FFFF	
8	74000-75FFF		64	20000-2FFFF	
8	72000-73FFF		64	10000-1FFFF	
8	70000-71FFF		8	0E000-0FFFF	
64	60000-6FFFF		8	0C000-0DFFF	
64	50000-5FFFF		8	0A000-0BFFF	
64	40000-4FFFF		8	08000-09FFF	
64	30000-3FFFF		8	06000-07FFF	
64	20000-2FFFF		8	04000-05FFF	
64	10000-1FFFF		8	02000-03FFF	
64	00000-0FFFF		8	00000-01FFF	




# Appendix E Program and Erase Flowcharts

#### Figure 10. Program Flowchart








### Figure 11. Program Suspend/Resume Flowchart



#### Start **Bus Operation** Command Comments ╈ Data = 20H Addr = Within Block to Be Write Erase Setup Write 20H Erased Data = D0H Addr = Within Block to Be Write Erase Confirm Write D0H and Erased Block Address Status Register Data Toggle CE# or OE# to Update Status Read Register Data Read Status Register Suspend Check SR.7 1 = WSM Ready Erase Loop Standby No 0 = WSM Busy 0 Yes Suspend Erase SR.7 = Repeat for subsequent block erasures Full Status Check can be done after each block erase or after a sequence of 1 block erasure Full Status Check if Desired Write FFH after the last write operation to reset device to read array mode. Block Erase Complete FULL STATUS CHECK PROCEDURE Read Status Register **Bus Operation** Command Comments Data (See Above) Check SR.3 1 Standby 1 = V<sub>PP</sub> Low Detect V<sub>PP</sub> Range Error SR.3 = Check SR.4,5 Standby Both 1 = Command Sequence Error **↓** 0 1 Check SR 5 Command Sequence Standby SR.4,5 = 1 = Block Erase Error Error Check SR.1 0 1 = Attempted Erase of Locked Block - Erase Aborted Standby 1 SR.5 = Block Erase Error SR. 1 and 3 MUST be cleared, if set during an erase attempt, before further attempts are allowed by the Write State Machine 0 SR.1, 3, 4, 5 are only cleared by the Clear Staus Register Command, in cases where multiple bytes are erased before full status is checked. 1 Attempted Erase of SR.1 = ocked Block - Aborted, If an error is detected, clear the status register before attempting retry or other error recovery. 0 Block Erase Successful

### Figure 12. Block Erase Flowchart





### Figure 13. Erase Suspend/Resume Flowchart