

CAT93C56/57 (Die Rev. E)

2K-Bit Microwire Serial EEPROM



FEATURES

- High speed operation: 1MHz
- Low power CMOS technology
- 1.8 to 5.5 volt operation
- Selectable x8 or x16 memory organization
- Self-timed write cycle with auto-clear
- Software write protection


- Sequential read
- Power-up inadvertant write protection
- 1,000,000 Program/erase cycles
- 100 year data retention
- Commercial, industrial and automotive temperature ranges
- RoHS-compliant packages

DESCRIPTION

The CAT93C56/57 are 2K-bit Serial EEPROM memory devices which are configured as either registers of 16 bits (ORG pin at V_{CC}) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C56/57 are manufactured


using Catalyst's advanced CMOS EEPROM floating gate technology. The devices are designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The devices are available in 8-pin DIP, SOIC, TSSOP and 8-pad TDFN packages.

PIN CONFIGURATION



For Ordering Information details, see page 8.

FUNCTIONAL SYMBOL



PIN FUNCTIONS

Pin Name	Function	
CS	Chip Select	
SK	Clock Input	
DI	Serial Data Input	
DO	Serial Data Output	
V _{CC}	Power Supply	
GND	Ground	
ORG	ORG Memory Organization	
NC	No Connection	

Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to Ground $^{(1)}$ 2.0V to $+V_{CC}$ +2.0V
V_{CC} with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability (T _A = 25°C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽²⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Тур	Max	Units
N _{END} (3)	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
T _{DR} ⁽³⁾	Data Retention	MIL-STD-883, Test Method 1008	100			Years
Vzap ⁽³⁾	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
I _{LTH} (3)(4)	Latch-Up	JEDEC Standard 17	100			mA

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +5.5V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Icc ₁	Power Supply Current (Write)	f _{SK} = 1MHz V _{CC} = 5.0V			3	mA
I _{CC2}	Power Supply Current (Read)	f _{SK} = 1MHz V _{CC} = 5.0V			500	μΑ
I _{SB1}	Power Supply Current (Standby) (x8 Mode)	CS = 0V ORG=GND			10	μΑ
I _{SB2}	Power Supply Current (Standby) (x16Mode)	CS=0V ORG=Float or V _{CC}		0	10	μΑ
I _{LI}	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC}$			1	μΑ
ILO	Output Leakage Current (Including ORG pin)	V _{OUT} = 0V to V _{CC} , CS = 0V			1	μΑ
V _{IL1}	Input Low Voltage	4.5V ≤ V _{CC} < 5.5V	-0.1		0.8	V
V _{IH1}	Input High Voltage	4.5V ≤ V _{CC} < 5.5V	2		V _{CC} + 1	V
V _{IL2}	Input Low Voltage	1.8V ≤ V _{CC} < 4.5V	0		V _{CC} x 0.2	V
V _{IH2}	Input High Voltage	1.8V ≤ V _{CC} < 4.5V	V _{CC} x 0.7		V _{CC} +1	V
V _{OL1}	Output Low Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OL} = 2.1 \text{mA}$			0.4	V
V _{OH1}	Output High Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OH} = -400\mu A$	2.4			V
V _{OL2}	Output Low Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OL} = 1mA$			0.2	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OH} = -100 \mu A$	Vcc - 0.2			V

Note:

- (1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to $V_{CC} + 1V$.

PIN CAPACITANCE

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT} ⁽²⁾	Output Capacitance (DO)	V _{OUT} =0V			5	рF
C _{IN} ⁽²⁾	Input Capacitance (CS, SK, DI, ORG)	V _{IN} =0V			5	pF

INSTRUCTION SET

	Device	Start		Add	ress	Data		
Instruction	Туре	Bit	Opcode	x8	x16	х8	x16	Comments
READ	93C56 ⁽¹⁾	1	10	A8-A0	A7-A0			Read Address AN- A0
	93C57	1	10	A7-A0	A6-A0			
ERASE	93C56 ⁽¹⁾	1	11	A8-A0	A7-A0			Clear Address AN- A0
	93C57	1	11	A7-A0	A6-A0			
WRITE	93C56 ⁽¹⁾	1	01	A8-A0	A7-A0	D7-D0	D15-D0	Write Address AN- A0
	93C57	1	01	A7-A0	A6-A0	D7-D0	D15-D0	
EWEN	93C56 ⁽¹⁾	1	00	11XXXXXXX	11XXXXXX			Write Enable
	93C57	1	00	11XXXXXX	11XXXXX			
EWDS	93C56 ⁽¹⁾	1	00	00XXXXXXX	00XXXXXX			Write Disable
	93C57	1	00	00XXXXXX	00XXXXX			
ERAL	93C56 ⁽¹⁾	1	00	10XXXXXXX	10XXXXXX			Clear All Addresses
	93C57	1	00	10XXXXXX	10XXXXX			
WRAL	93C56 ⁽¹⁾	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0	Write All Addresses
	93C57	1	00	01XXXXXX	01XXXXX	D7-D0	D15-D0	

A.C. CHARACTERISTICS

			Limits						
			V _{CC} = 1.8V-5.5V		V _{CC} = 2.5V-5.5V		V _{CC} = 4.5V-5.5V		
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Min	Max	Units
tcss	CS Setup Time		200		100		50		ns
tсsн	CS Hold Time		0		0		0		ns
t _{DIS}	DI Setup Time		400		200		100		ns
t _{DIH}	DI Hold Time		400		200		100		ns
t _{PD1}	Output Delay to 1			1		0.5		0.25	μs
t _{PD0}	Output Delay to 0	$C_L = 100pF$		1		0.5		0.25	μs
t _{HZ} ⁽¹⁾	Output Delay to High-Z	(3)		400		200		100	ns
tew	Program/Erase Pulse Width	,		10		10		10	ms
tcsmin	Minimum CS Low Time		1		0.5		0.25		μs
tskhi	Minimum SK High Time		1		0.5		0.25		μs
tsklow	Minimum SK Low Time		1		0.5		0.25		μs
tsv	Output Delay to Status Valid			1		0.5		0.25	μs
SK _{MAX}	Maximum Clock Frequency		DC	250	DC	500	DC	1000	kHz

Note:

⁽¹⁾ Address bit A8 for 256x8 ORG and A7 for 128x16 ORG are "Don't Care" bits, but must be kept at either a "1" or "0" for READ, WRITE and ERASE commands.

⁽²⁾ This parameter is tested initially and after a design or process change that affects the parameter.

POWER-UP TIMING (1)(2)

Symbol	Parameter	Max	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50ns	
Input Pulse Voltages	0.4V to 2.4V	$4.5V \leq V_{CC} \leq 5.5V$
Timing Reference Voltages	0.8V, 2.0V	$4.5V \leq V_{CC} \leq 5.5V$
Input Pulse Voltages	0.2V _{CC} to 0.7V _{CC}	$1.8V \leq V_{CC} \leq 4.5V$
Timing Reference Voltages	0.5V _{CC}	$1.8V \leq V_{CC} \leq 4.5V$

NOTF:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) tpuB and tpuW are the delays required from the time V_{CC} is stable until the specified operation can be initiated.
- (3) The input levels and timing reference points are shown in "AC Test Conditions" table.

DEVICE OPERATION

The CAT93C56/57 is a 2048-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C56/57 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 10-bit instructions for 93C57; seven 11-bit instructions for 93C56 control the reading, writing and erase operations of the device. When organized as X8, seven 11-bit instructions for 93C57; seven 12-bit instructions for 93C56 control the reading, writing and erase operations of the device. The CAT93C56/57 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the

DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 7-bit address (93C57)/ 8-bit address (93C56) (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations).

Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C56/57 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C56/57 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

Figure 1. Sychronous Data Timing




Figure 2. Read Instruction Timing





Figure 3. Write Instruction Timing



5

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C56/57 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase/Write Enable and Disable

The CAT93C56/57 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C56/57 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C56/57 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C56/57 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.






Figure 5. EWEN/EWDS Instruction Timing




Figure 6. ERAL Instruction Timing






Figure 7. WRAL Instruction Timing



7

ORDERING INFORMATION



Notes:

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard finish is NiPdAu.
- (3) The device used in the above example is a CAT93C56VI-1.8-GT3 (SOIC, Industrial Temperature, 1.8V to 5.5V Operating Voltage, NiPdAu, Tape & Reel).
- (4) Product die revision letter is marked on top of the package as a suffix to the production date code (e.g., AYWWE.) For additional information, please contact your Catalyst sales office.
- (5) For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2000 pcs/reel, i.e. CAT93C56XI-T2.

8

(6) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

REVISION HISTORY

Date	Revision	Comments
05/14/04	L	New Data Sheet Created From CAT93C46/56/57/66/86. Parts CAT93C56, CAT93C56, CAT93C57, CAT93C66, CAT93C76 and CAT93C86 have been separtated into single data sheets
10/7/04	М	Updated Instruction Set
03/18/05	N	Updated Description
10/13/06	0	Update Features Update Pin Configuration Update Functional Symbol Update Pin Functions Update D.C. Operating Characteristics (V _{CC} Range) Update A.C. Characteristics (V _{CC} Range) Update Ordering Informations

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP TM AF2 TM

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 1088 Revison: O

Issue date: 10/13/06