2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS113A - DECEMBER 2002 - REVISED DECEMBER 2002

- Low and Flat On-State Resistance (r_{on})
 Characteristics Over Operating Range (r_{on} = 4 Ω Typical)
- 0- to 5-V Rail-to-Rail Switching on Data I/O Ports
- V_{CC} Operating Range From 2.3 V to 3.6 V
- TTL- and LVTTL-Compatible Data I/O Ports
- LVTTL-Compatible Control Inputs
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio = 3.5 pF Typical)
- Fast Switching Speeds (fOE = 20 MHz Max)

- High-Bandwidth Data Path (Up To 533 MHz)
- Low Power Consumption (I_{CC} = 250 μA Typical)
- I_{off} on A and B Port for Partial-Power-Down Operation
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Hot Plug, Hot Docking, Memory Interleaving, Bus Isolation, and Low-Distortion Signal Gating

description/ordering information

Texas Instruments bus switches provide high-performance, low-power replacements for standard bus-interface devices when signal buffering (current drive) is not required. The CB3Q family of high-bandwidth bus switches offers low and flat on-state resistance (r_{on}), 0- to 5-V rail-to-rail switching on the data input/output (I/O) ports, and low data I/O capacitance (C_{io}) to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the CB3Q family provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3306 is a dual FET bus switch featuring independent line switches. Each switch is enabled when the associated output-enable (\overline{OE}) input is low, allowing bidirectional data flow between ports A and B. Each switch is disabled when the associated \overline{OE} input is high, producing a high-impedance state between ports A and B. The very low r_{on} of the switch allows connections to be made with minimal propagation delay.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	SOIC - D	Tube	SN74CB3Q3306D	Dillogo	
		Tape and reel	SN74CB3Q3306DR	BU306	
	TSSOP - PW	Tape and reel	SN74CB3Q3306PWR	BU306	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS113A - DECEMBER 2002 - REVISED DECEMBER 2002

description/ordering information (continued)


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each bus switch)

INPUT OE	FUNCTION	
L	A port = B port	
Н	Disconnect	

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	-0.5 V to 6.5 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	97°C/W
PW package	149°C/W
Storage temperature range, T _{stg}	. -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
V _{IH} High-level control input voltage	LPak lavel and a Parataska	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		.,	
	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			V	
V _{IL} Low-l	Law law Law India Count williams	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	.,	
	ow-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	٧	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

SCDS113A - DECEMBER 2002 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 3.6 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.8	V	
I _{IN}	Control inputs	V _{CC} = 3.6 V,	V _{IN} = 5.5 V or GN	D			±1	μΑ	
loz‡		V _{CC} = 3.6 V,	V _{I/O} = V _{CC} or GN	D			±1	μΑ	
loff		$V_{CC} = 0$,	$V_{I/O} = 0 \text{ to } 5.5 \text{ V}$				±1	μΑ	
Icc		V _{CC} = 3.6 V,	$I_{I/O} = 0,$	$V_{IN} = V_{CC}$ or GND		250	700	μΑ	
Δl _{CC} §	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC} or GND			25	μΑ	
ICCD¶		V _{CC} = 3.6 V, A and B pin Per OE control input swite		<i>r</i> cle		0.03	0.1	mA/ MHz	
C _{in}	Control inputs	$V_{IN} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0,$	VCC = 3.3 V			2.5	3.5	pF	
C _{io(OFI}	F)	$V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0,$	V _C C = 3.3 V,	Switch off, $\overline{OE} = V_{CC}$		3.5	5	pF	
C _{io(ON})	$V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0,$	V _C C = 3.3 V,	Switch on, $\overline{OE} = GND$		8	10.5	pF	
		V _{CC} = 2.3 V,	$V_I = 0$,	IO = 30 mA		4	8		
. #		TYP at $V_{CC} = 2.5 \text{ V}$	V _I = 1.7 V,	$I_O = -15 \text{ mA}$		5	9	Ω	
r _{on} #		V _{CC} = 3 V	$V_{I} = 0,$	I _O = 30 mA		4	6		
		ΛCC = 2 Λ	V _I = 2.4 V,	I _O = -15 mA		5	8		

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	
fOE	ŌĒ	A or B		10		20	MHz
tpd [☆]	A or B	B or A		0.2		0.2	ns
^t en	ŌĒ	A or B	1.5	6.5	1.5	5.5	ns
^t dis	ŌĒ	A or B	1	6	1	5	ns

Maximum toggle frequency for \overline{OE} control input (V_O > V_{CC}, V_I = 5 V, R_L \geq 1 M Ω , C_L = 0)



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

This parameter specifies the dynamic power-supply current associated with the operating frequency of a single \overline{OE} control input. The total I_{CC} can be calculated with the following formula: Total I_{CC} = I_{CC} + (I_{CCD} × 1 \overline{OE} frequency) + (I_{CCD} × 2 \overline{OE} frequency).

[#] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

^{*}The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).




Figure 1. Typical r_{on} vs V_{I} , V_{CC} = 3.3 V and I_{O} = -15 mA




Figure 2. Typical I_{CC} vs \overline{OE} Switching Frequency, V_{CC} = 3.3 V



VCC

VCC

0 V

· VCC


0 V

V_{CC}/2

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION

Timing Input





TEST	S1		
tPLH/tPHL	Open		
tPLZ/tPZL	2×V _{CC}		
tPHZ/tPZH	GND		


VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$	
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V	
3.3 V \pm 0.3 V	50 pF	500 Ω	0.3 V	

V_{CC}/2

th







Output ^{tPZL} - tPLZ v_{CC} Waveform 1 V_{CC}/2 S1 at $2 \times V_{CC}$ (see Note B) v_{OL} ^tPHZ Output Waveform 2 $V_{OH} - V_{\Delta}$ V_{CC}/2 S1 at GND ≈0 V (see Note B) **VOLTAGE WAVEFORMS**

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES **INVERTING AND NONINVERTING OUTPUTS**

ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated