- Low and Flat On-State Resistance ( $r_{o n}$ ) Characteristics Over Operating Range (ron $=4 \Omega$ Typical)
- 0- to 5-V Rail-to-Rail Switching on Data I/O Ports
- $\mathrm{V}_{\mathrm{CC}}$ Operating Range From 2.3 V to 3.6 V
- TTL- and LVTTL-Compatible Data I/O Ports
- LVTTL-Compatible Control Inputs
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion ( $\mathrm{C}_{\mathrm{io}}=3.5 \mathrm{pF}$ Typical)
- Fast Switching Speeds ( $\overline{\mathrm{fOE}} \mathbf{= 2 0} \mathbf{~ M H z ~ M a x}$ )
- High-Bandwidth Data Path (Up To 533 MHz )
- Low Power Consumption (ICC = $250 \mu$ A Typical)
- $I_{\text {off }}$ on A and B Port for Partial-Power-Down Operation
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Hot Plug, Hot Docking, Memory Interleaving, Bus Isolation, and Low-Distortion Signal Gating



## description/ordering information

Texas Instruments bus switches provide high-performance, low-power replacements for standard bus-interface devices when signal buffering (current drive) is not required. The CB3Q family of high-bandwidth bus switches offers low and flat on-state resistance ( $\mathrm{r}_{\text {on }}$ ), 0 - to 5 -V rail-to-rail switching on the data input/output (I/O) ports, and low data I/O capacitance $\left(\mathrm{C}_{\mathrm{io}}\right)$ to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the CB3Q family provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3306 is a dual FET bus switch featuring independent line switches. Each switch is enabled when the associated output-enable $(\overline{\mathrm{OE}})$ input is low, allowing bidirectional data flow between ports A and B . Each switch is disabled when the associated $\overline{\mathrm{OE}}$ input is high, producing a high-impedance state between ports $A$ and $B$. The very low $r_{\text {on }}$ of the switch allows connections to be made with minimal propagation delay.

ORDERING INFORMATION

| TA | PACKAGE $\dagger$ |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | SOIC - D | Tube | SN74CB3Q3306D |  |
|  |  | Tape and reel | SN74CB3Q3306DR |  |
|  | TSSOP - PW | Tape and reel | SN74CB3Q3306PWR | BU306 |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## 2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH

## SCDS113A - DECEMBER 2002 - REVISED DECCEMBER 2002

## description/ordering information (continued)

This device is fully specified for partial-power-down applications using $\mathrm{I}_{\text {off }}$. The $\mathrm{I}_{\text {off }}$ circuitry prevents damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE
(each bus switch)

| INPUT <br> $\overline{\mathrm{OE}}$ | FUNCTION |
| :---: | :---: |
| L | A port = B port |
| H | Disconnect |

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................... -0.5 V to 6.5 V
Continuous channel current .................................................................................. 128 mA

Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): D package ....................................... $97^{\circ} \mathrm{C} / \mathrm{W}$
PW package ...................................... $149^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level control input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL Low-level control input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST COND |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.8 | V |
| IIN | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{l}^{\text {Oz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ |  | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0$ to 5. |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{I}_{1 / \mathrm{O}}=0$, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 250 | 700 | $\mu \mathrm{A}$ |
| $\Delta_{\text {cc }}{ }^{\text {§ }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | One input at | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 25 | $\mu \mathrm{A}$ |
| ICCD『 |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, A and B pins open, <br> Per OE control input switching at $50 \%$ duty cycle |  |  |  | 0.03 | 0.1 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {in }}$ | Control inputs | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 0, | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ |  |  | 2.5 | 3.5 | pF |
| $\mathrm{C}_{\mathrm{io}}$ (OFF) |  | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 0, | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, | Switch off, $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 3.5 | 5 | pF |
| $\mathrm{C}_{\mathrm{io}}(\mathrm{ON})$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{I} / \mathrm{O}}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}, \text { or } 0, \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \\ & \text { TYP at } \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, | Switch on, $\overline{O E}=$ GND |  | 8 | 10.5 | pF |
| $\mathrm{r}_{\text {on }}{ }^{\text {a }}$ |  |  | $\mathrm{V}_{\mathrm{I}}=0$, | $\mathrm{I}=30 \mathrm{~mA}$ |  | 4 | 8 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{l}}=1.7 \mathrm{~V}$, | $\mathrm{I}=-15 \mathrm{~mA}$ |  | 5 | 9 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0$, | $\mathrm{I}=30 \mathrm{~mA}$ |  | 4 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I} \mathrm{O}=-15 \mathrm{~mA}$ |  | 5 | 8 |  |

$\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{IN}}$ refer to control inputs. $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}}, \mathrm{I}_{\mathrm{I}}$, and $\mathrm{I}_{\mathrm{O}}$ refer to data pins.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter loz includes the input leakage current.
§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.
IT This parameter specifies the dynamic power-supply current associated with the operating frequency of a single $\overline{\mathrm{OE}}$ control input. The total ICC can be calculated with the following formula: Total $\mathrm{I} C C=I C C+(I C C D \times 1 \overline{\mathrm{OE}}$ frequency $)+(\mathrm{I} C C D \times 2 \overline{\mathrm{OE}}$ frequency $)$.
\# Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two ( A or $B$ ) terminals.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V} \mathrm{CC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| f( ${ }^{\text {II }}$ | $\overline{\mathrm{OE}}$ | A or B |  | 10 |  | 20 | MHz |
| tpd ${ }^{\text {² }}$ | A or B | B or A |  | 0.2 |  | 0.2 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | A or B | 1.5 | 6.5 | 1.5 | 5.5 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | A or B | 1 | 6 | 1 | 5 | ns |

[^1]
## 2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH FET BUS SWITCH



Figure 1. Typical $\mathrm{r}_{\mathrm{on}} \mathrm{vs} \mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{O}}=-15 \mathrm{~mA}$

TYPICAL ICC
vs
$\overline{\text { OE SWITCHING FREQUENCY }}$


Figure 2. Typical ICC vs $\overline{\mathrm{OE}}$ Switching Frequency, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


| $\mathrm{V}_{\mathbf{C C}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 30 pF | $500 \Omega$ | 0.15 V |
| $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 50 pF | $500 \Omega$ | 0.3 V |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and tPHZ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and tPHL are the same as $t_{p d}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

D (R-PDSO-G**)
8 PINS SHOWN


| PIMS | 8 | 14 | 16 |
| :---: | :---: | :---: | :---: |
| A MAX | 0.197 <br> $(5,00)$ | 0.344 <br> $(8,75)$ | 0.394 <br> $(10,00)$ |
|  | 0.189 | 0.337 | 0.386 |
|  | $(4,80)$ | $(8,55)$ | $(9,80)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012


| DIM | PINS ** | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265


[^0]:    NOTE 3: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[^1]:    || Maximum toggle frequency for $\overline{O E}$ control input ( $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=0$ )
    ${ }^{*}$ The propagation delay is the calculated $R C$ time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

