

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# 8-Bit Shift/Storage Register with 3-State Outputs

The SN74LS299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- Common I/O for Reduced Pin Count
- Four Operation Modes: Shift Left, Shift Right, Load and Store
- Separate Shift Right Serial Input and Shift Left Serial Input for Easy Cascading
- 3-State Outputs for Bus Oriented Applications
- Input Clamp Diodes Limit High-Speed Termination Effects
- ESD > 3500 Volts

#### **GUARANTEED OPERATING RANGES**

| Symbol          | Parameter  | Min  | Тур | Max  | Unit |
|-----------------|--|------|-----|------|------|
| V <sub>CC</sub> | Supply Voltage   | 4.75 | 5.0 | 5.25 | V    |
| T <sub>A</sub>  | Operating Ambient<br>Temperature Range                       | 0    | 25  | 70   | S    |
| I <sub>OH</sub> | Output Current – High Q <sub>0</sub> , Q <sub>7</sub>        |      |     | -0.4 | mA   |
| l <sub>OL</sub> | Output Current – Low Q <sub>0</sub> , Q <sub>7</sub>         |      | O   | 8.0  | mA   |
| I <sub>OH</sub> | Output Current – High<br>I/O <sub>0</sub> – 1/O <sub>7</sub> |      | 5   | -2.6 | mA   |
| l <sub>OL</sub> | Output Current – Low I/O <sub>0</sub> – 1/O <sub>7</sub>     |      |     | 24   | mA   |



#### **ON Semiconductor**

http://onsemi.com

## LOW POWER SCHOTTKY

#### MARKING DIAGRAMS




SN74LS299N AWLYYWW

PDIP-20 N SUFFIX CASE 738



1



SOIC-20 DW SUFFIX CASE 751D


A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

#### **ORDERING INFORMATION**

| Device        | Package   | Shipping         |
|---------------|-----------|------------------|
| SN74LS299N    | PDIP-20   | 1440 Units/Box   |
| SN74LS299DW   | SOIC-WIDE | 38 Units/Rail    |
| SN74LS299DWR2 | SOIC-WIDE | 2500/Tape & Reel |

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

|                                       |  | LOADING  | (Note a)  |
|---------------------------------------|--|----------|-----------|
| PIN NAMES                             | s  | HIGH     | LOW       |
| CP                                    | Clock Pulse (Active Positive-Going Edge) Input | 0.5 U.L. | 0.25 U.L. |
| DS0                                   | Serial Data Input for Right Shift              | 0.5 U.L. | 0.25 U.L. |
| DS7                                   | Serial Data Input for Left Shift               | 0.5 U.L. | 0.25 U.L. |
| I/O <sub>n</sub>                      | Parallel Data Input or                         | 0.5 U.L. | 0.25 U.L. |
|                                       | Parallel Output (3-State)                      | 65 U.L.  | 15 U.L.   |
| $\overline{OE}_1$ , $\overline{OE}_2$ | 3-State Output Enable (Active LOW) Inputs      | 0.5 U.L. | 0.25 U.L. |
| $Q_0, Q_7$                            | Serial Outputs                                 | 10 U.L.  | 5 U.L.    |
| MR                                    | Asynchronous Master Reset (Active LOW) Input   | 0.5 U.L. | 0.25 U.L. |
| $S_0, S_1$                            | Mode Select Inputs                             | 1 U.L.   | 0.5 U.L.  |

#### NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu A$  HIGH/1.6 mA LOW.



#### **FUNCTION TABLE**

| MR S <sub>1</sub> S <sub>0</sub> | INPUTS                                  | RESPONSE                        |  |
|----------------------------------|---|---------------------------------|--|
|                                  | OE <sub>1</sub> OE <sub>2</sub> CP I    | DS <sub>0</sub> DS <sub>7</sub> |  |
| L X X<br>L X X<br>L H H          | H X X X X X X X X X X X X               | X X<br>X X<br>X X               | Asynchronous Reset; Q <sub>0</sub> = Q <sub>7</sub> = LOW I/O Voltage Undetermined   |
| L L X<br>L X L                   | L L X<br>L L X                          | X X X                           | Asynchronous Reset; Q <sub>0</sub> = Q <sub>7</sub> = LOW I/O Voltage LOW  |
| H L H<br>H L H                   | Г Г Т<br>X X Т                          | D X<br>D X                      | Shift Right; $D\rightarrow Q_0$ ; $Q_0\rightarrow Q_1$ ; etc.<br>Shift Right; $D\rightarrow Q_0$ & $I/O_0$ ; $Q_0\rightarrow O_1$ & $I/O_1$ ; etc. |
| H H L<br>H H L                   | Г Г Т<br>X X Т                          | X D                             | Shift Left; $D\rightarrow Q_7$ ; $Q_7\rightarrow Q_6$ ; etc.<br>Shift Left; $D\rightarrow Q_7$ & $J/O_7$ ; $Q_7\rightarrow Q_6$ & $J/O_6$ ; etc.   |
| н н н                            | X X T                                   | Х Х                             | Parallel Load; I/O <sub>n</sub> →Q <sub>n</sub>  |
| H L L<br>H L L                   | H X X X X X X X X X X X X X X X X X X X | X X X                           | Hold: I/O Voltage undetermined   |
| H L L                            | L L X                                   | X X                             | Hold: $I/O_n = Q_n$  |
|                                  | ASE CONT.                               | EVICE                           | Hold: I/O Voltage undetermined  Hold: I/O <sub>n</sub> = Q <sub>n</sub>  |

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

|                  |  |  |     | Limits |      |      |   |   |
|------------------|--|--|-----|--------|------|------|---|---|
| Symbol           | Paramet  | er   | Min | Тур    | Max  | Unit | Tes   | t Conditions  |
| V <sub>IH</sub>  | Input HIGH Voltage                                     |  | 2.0 |        |      | V    | Guaranteed Inpu<br>All Inputs   | it HIGH Voltage for   |
| V <sub>IL</sub>  | Input LOW Voltage                                      |  |     |        | 0.8  | V    | Guaranteed Inpu<br>All Inputs   | it LOW Voltage for  |
| V <sub>IK</sub>  | Input Clamp Diode Vol                                  | tage   |     | -0.65  | -1.5 | V    | V <sub>CC</sub> = MIN, I <sub>IN</sub> =                                      | –18 mA  |
| V <sub>OH</sub>  | Output HIGH Voltage I/O <sub>0</sub> -I/O <sub>7</sub> |  | 2.4 | 3.1    |      | V    | V <sub>CC</sub> = MIN, I <sub>OH</sub> :                                      | = MAX   |
| V <sub>OH</sub>  | Output HIGH Voltage Q <sub>0</sub> , Q <sub>7</sub>    |  | 2.7 | 3.4    |      | V    | V <sub>CC</sub> = MIN, I <sub>OH</sub>  | = MAX   |
|                  | Output LOW Voltage                                     |  |     | 0.25   | 0.4  | V    | I <sub>OL</sub> = 12 mA   | V <sub>CC</sub> = V <sub>CC</sub> MIN,                                  |
| $V_{OL}$         | I/O <sub>0</sub> -I/O <sub>7</sub>                     |  |     | 0.35   | 0.5  | V    | $I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table |   |
|                  | Output LOW Voltage                                     |  |     |        | 0.4  | V    | I <sub>OL</sub> = 4.0 mA  | V <sub>CC</sub> = V <sub>CC</sub> MIN,                                  |
| V <sub>OL</sub>  | I/O <sub>0</sub> – I/O <sub>7</sub>                    |  |     |        | 0.5  | V    | I <sub>OL</sub> = 8.0 mA  | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>per Truth Table |
| I <sub>OZH</sub> | Output Off Current HIC                                 | ЯН   |     |        | 40   | μΑ   | V <sub>CC</sub> = MAX, V <sub>OL</sub>  | <sub>JT</sub> = 2.7 V   |
| I <sub>OZL</sub> | Output Off Current LO                                  | W  |     |        | -400 | μΑ   | V <sub>CC</sub> = MAX, V <sub>OL</sub>  | JT = 0.4 V  |
|                  |  | Others   |     |        | 20   | μΑ   | 4° 0'   |   |
|                  |  | S <sub>0</sub> , S <sub>1</sub> ,<br>I/O <sub>0</sub> – I/O <sub>7</sub> |     |        | 40   | μΑ   | $V_{CC} = MAX, V_{IN}$  | = 2.7 V   |
| I <sub>IH</sub>  | Input HIGH Current                                     | Others   |     |        | 0.1  | mA   | N. MAY V  | 701/  |
|                  |  | S <sub>0</sub> , S <sub>1</sub>  |     |        | 0.2  | mA   | $V_{CC} = MAX, V_{IN}$  | = 7.0 V   |
|                  |  | I/O <sub>0</sub> -I/O <sub>7</sub>                                       |     |        | 0.1  | mA   | V <sub>CC</sub> = MAX, V <sub>IN</sub>  | = 5.5 V   |
| In               | Input LOW Current                                      | Others   |     |        | -0.4 | mA   | V <sub>CC</sub> = MAX, V <sub>IN</sub>  | - 0.4 V   |
| I <sub>IL</sub>  | input LOW Guilett                                      | S <sub>0</sub> , S <sub>1</sub>  | OV. | 7      | -0.8 | mA   | ACC = INIVX AN  | - U.4 V   |
| los              | Short Circuit Current                                  | Q <sub>0</sub> , Q <sub>7</sub>  | -20 | 1      | -100 | mA   | V <sub>CC</sub> = MAX   |   |
|                  | (Note 1)   | I/O <sub>0</sub> – I/O <sub>7</sub>                                      | -30 | 10     | -130 | mA   | $V_{CC} = MAX$  |   |
| I <sub>CC</sub>  | Power Supply Current                                   | 7.7  |     |        | 53   | mA   | $V_{CC} = MAX$  |   |

<sup>1.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

|                                      |   |     | Limits   |          |      |  |
|--------------------------------------|---|-----|----------|----------|------|--|
| Symbol                               | Parameter   | Min | Тур      | Max      | Unit | Test Conditions                        |
| f <sub>MAX</sub>                     | Maximum Clock Frequency   | 25  | 35       |          | MHz  |  |
| t <sub>PHL</sub><br>t <sub>PLH</sub> | Propagation Delay, Clock to Q <sub>0</sub> or Q <sub>7</sub>    |     | 26<br>22 | 39<br>33 | ns   | C <sub>L</sub> = 15 pF                 |
| t <sub>PHL</sub>                     | Propagation Delay, Clear to $\mathbf{Q}_0$ or $\mathbf{Q}_7$    |     | 27       | 40       | ns   |  |
| t <sub>PHL</sub><br>t <sub>PLH</sub> | Propagation Delay, Clock to I/O <sub>0</sub> – I/O <sub>7</sub> |     | 26<br>17 | 39<br>25 | ns   |  |
| t <sub>PHL</sub>                     | Propagation Delay, Clear to I/O <sub>0</sub> – I/O <sub>7</sub> |     | 26       | 40       | ns   | $C_L$ = 45 pF,<br>$R_L$ = 667 $\Omega$ |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output Enable Time  |     | 13<br>19 | 21<br>30 | ns   |  |
| t <sub>PHZ</sub>                     | Output Disable Time   |     | 10<br>10 | 15<br>15 | ns   | C <sub>L</sub> = 5.0 pF                |

#### AC SETUP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

|                  |                                 |      | Limits | 7 4 |      |                         |
|------------------|---------------------------------|------|--------|-----|------|-------------------------|
| Symbol           | Parameter                       | Min  | Тур    | Max | Unit | Test Conditions         |
| t <sub>W</sub>   | Clock Pulse Width HIGH          | 25   |        |     | ns   |                         |
| t <sub>W</sub>   | Clock Pulse Width LOW           | 13   |        |     | ns   |                         |
| t <sub>W</sub>   | Clear Pulse Width LOW           | 20   |        |     | ns   | Phi Chi                 |
| ts               | Data Setup Time                 | 20   |        |     | ns   | V <sub>CC</sub> = 5.0 V |
| ts               | Select Setup Time               | 35   |        | ),  | ns   | V <sub>CC</sub> = 5.0 V |
| t <sub>h</sub>   | Data Hold Time                  | 0    |        | 7   | ns   |                         |
| t <sub>h</sub>   | Select Hold Time                | 10   | CV.    | 16  | ns   |                         |
| t <sub>rec</sub> | Recovery Time                   | 20   |        | )   | ns   |                         |
|                  | Select Hold Time  Recovery Time | KSK. |        |     |      |                         |

#### **3-STATE WAVEFORMS**




Figure 1.




Figure 2.





Figure 3.



# SW1 TO OUTPUT UNDER TEST \* Includes Jig and Probe Capacitance.

Figure 5.


#### **SWITCH POSITIONS**

| → × 1.5 V<br>VOL  AC LOAD CIRCUIT |                  | ure 4.       | H<br>1.5 V<br>V |
|-----------------------------------|------------------|--------------|-----------------|
| US OF                             |                  | ITCH POSITIO |                 |
| ,CV , 184 C                       | SYMBOL           | SW1          | SW2             |
| 11000 60                          | t <sub>PZH</sub> | Open         | Closed          |
| V. 4 '(),                         | t <sub>PZL</sub> | Closed       | Open            |
| CV CI AN                          | t <sub>PLZ</sub> | Closed       | Closed          |
| 12.00                             | t <sub>PHZ</sub> | Closed       | Closed          |
| OKI KI                            |                  |              |                 |

#### PACKAGE DIMENSIONS

#### **N SUFFIX**

PLASTIC PACKAGE CASE 738-03 **ISSUE E** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD

|     | INC   | HES       | MILLIN   | IETERS |  |
|-----|-------|-----------|----------|--------|--|
| DIM | MIN   | MAX       | MIN      | MAX    |  |
| Α   | 1.010 | 1.070     | 25.66    | 27.17  |  |
| В   | 0.240 | 0.260     | 6.10     | 6.60   |  |
| C   | 0.150 | 0.180     | 3.81     | 4.57   |  |
| D   | 0.015 | 0.022     | 0.39     | 0.55   |  |
| Е   | 0.050 | BSC       | 1.27 BSC |        |  |
| F   | 0.050 | 0.070     | 1.27     | 1.77   |  |
| G   | 0.100 | BSC       | 2.54 BSC |        |  |
| _   | 0.008 | 0.015     | 0.21     | 0.38   |  |
| Κ   | 0.110 | 0.140     | 2.80     | 3.55   |  |
| ٦   | 0.300 | 0.300 BSC |          | BSC    |  |
| M   | 0°    | 15°       | 0°       | 15°    |  |
| N   | 0.020 | 0.040     | 0.51     | 1.01   |  |

## DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MULD FRO INGSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL
  BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

|     | MILLIMETERS |       |  |  |  |  |  |
|-----|-------------|-------|--|--|--|--|--|
| DIM | MIN         | MAX   |  |  |  |  |  |
| Α   | 2.35        | 2.65  |  |  |  |  |  |
| A1  | 0.10        | 0.25  |  |  |  |  |  |
| В   | 0.35        | 0.49  |  |  |  |  |  |
| С   | 0.23        | 0.32  |  |  |  |  |  |
| D   | 12.65       | 12.95 |  |  |  |  |  |
| E   | 7.40        | 7.60  |  |  |  |  |  |
| е   | 1.27        | BSC   |  |  |  |  |  |
| Н   | 10.05       | 10.55 |  |  |  |  |  |
| h   | 0.25        | 0.75  |  |  |  |  |  |
| L   | 0.50        | 0.90  |  |  |  |  |  |
| A   | 0 0         | 7 (   |  |  |  |  |  |



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative