October 25, 2005

FN4105.2

8-Bit, 50MSPS, Video A/D Converter with Clamp Function

The HI2302 is an 8-bit CMOS A/D Converter for video with synchronizing clamp function. The adoption of two-step parallel method achieves low power consumption and a maximum conversion rate of 50MSPS. For pin compatible lower sample rate converters refer to HI1179 (35MSPS) or HI1176 (20MSPS) data sheets.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI2302JCQ	-40 to 85	32 Ld MQFP	Q32.7x7-S

Applications


- Video Digitizing
- · Wireless Receivers
- LCD Projectors/Panels
- · Cable Modems
- · RGB Graphics Processing
- Camcorders
- Instrumentation

Features


•	Resolution	8-Bit ±0.5 LSB (DNL)
•	Maximum Sampling Frequency .	50 MSPS
•	Low Power Consumption (Reference Current Excluded)	

- Built-In Input Clamp Function (DC Restore)
- Clamp ON/OFF Function
- Internal Voltage Reference
- Input CMOS/TTL Compatible
- Three-State TTL Compatible Output
- Power Supply +5V Single or +5V/3.3V Dual
- Direct Replacement for Sony CXD2302Q

Pinout



Functional Block Diagram



Absolute Maximum Ratings T_A = 25°C

Supply Voltage (V _{DD})	
Reference Voltage (V _{RT} , V _{RB})	V_{DD} +0.5 to V_{SS} -0.5V
Input Voltage (Analog) (V _{IN})	V_{DD} +0.5 to V_{SS} -0.5V
Input Voltage (Digital) (V _I)	V_{DD} +0.5 to V_{SS} -0.5V
Output Voltage (Digital) (V _O)	V_{DD} +0.5 to V_{SS} -0.5V

Operating Conditions

Supply Voltage
(AV _{DD} , AV _{SS})
(DV _{DD} , DV _{SS})
(DV _{SS} -AV _{SS})0 to 100mV
Reference Input Voltage
(V _{RB}) 0 and Above V
(V _{RT})2.7 and Below V
Analog Input (V _{IN}) 1.7V _{P-P} Above
Clock Pulse Width (t _{PW1} , t _{PW0}) 10ns (Min)
Ambient Temperature (T _{OPR})40°C to 85°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
MQFP Package	122
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range55	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300°C
(MQFP - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

$\textbf{Electrical Specifications} \quad \text{ f}_{\text{C}} = 50 \text{ MSPS, AV}_{\text{DD}} = 5 \text{V, DV}_{\text{DD}} = 3 \text{ to } 5.5 \text{V, V}_{\text{RB}} = 0.5 \text{V, V}_{\text{RT}} = 2.5 \text{V, T}_{\text{A}} = 25 ^{\text{O}} \text{C}$

PARAMETER	SYMBOL	TEST CO	NOTES	MIN	TYP	MAX	UNITS	
ANALOG CHARACTERISTICS	3	•				'	'	"
Maximum Conversion Rate	f _C Max	$AV_{DD} = 4.75 \text{ to } 5.25 \text{V},$		50	65	-	MSPS	
Minimum Conversion Rate	f _C Min	0.5 to 2.5V, f _{IN} = 1kHz Triangular V	Vave		-	-	0.5	MSPS
Input Bandwidth Full Scale	BW	Envelope	-1dB		-	60	-	MHz
		$R_{IN} = 33\Omega$	-3dB		-	100	-	MHz
Differential Nonlinearity Error	E _D	End Point			-	±0.3	±0.5	LSB
Integral Nonlinearity Error	EL				-	+0.7	±1.5	LSB
Offset Voltage	E _{OT}	Potential Difference to V _{RT}		Note 2	-70	-50	-30	mV
	E _{OB}	Potential Difference to \	/ _{RB}		20	40	60	mV
Differential Gain Error	DG	NTSC 40 IRE Mod Ramp f _C = 14.3 MSPS			-	3	-	%
Differential Phase Error	DP				-	1.5	-	Degrees
Sampling Delay	t _{SD}				-	0	-	ns
Clamp Offset Voltage	E _{OC}	$V_{IN} = DC, C_{IN} = 10 \mu F$ $t_{PCW} = 2.75 \mu s,$ $f_{C} = 14.3 \text{ MSPS},$ $f_{CLP} = 15.75 \text{kHz}$	V _{REF} = 0.5V		0	20	40	mV
			V _{REF} = 2.5V		0	20	40	mV
Signal-To-Noise Ratio	SNR	f _{IN} = 100kHz			-	45	-	dB
		f _{IN} = 500kHz			-	44	-	dB
		f _{IN} = 1MHz			-	44	-	dB
		$f_{IN} = 3MHz$			-	43	-	dB
		f _{IN} = 10MHz			-	38	-	dB
		f _{IN} = 25MHz			-	32	-	dB
Spurious Free Dynamic	SFDR	f _{IN} = 100kHz			-	51	-	dB
		f _{IN} = 500kHz			-	46	-	dB
		f _{IN} = 1MHz			-	49	-	dB
		f _{IN} = 3MHz			-	46	-	dB
		f _{IN} = 10MHz		-	45	-	dB	
		$f_{IN} = 25MHz$			-	45	-	dB

Electrical Specifications $f_C = 50 \text{ MSPS}, AV_{DD} = 5V, DV_{DD} = 3 \text{ to } 5.5V, V_{RB} = 0.5V, V_{RT} = 2.5V, T_A = 25^{\circ}C$ (Continued)

	SYMBOL	TEST COM	NOTES	MIN	TYP	MAX	UNITS	
DC CHARACTERISTICS $f_C =$	50 MSPS, A	$V_{DD} = 5V$, $DV_{DD} = 5V$ or	$3.3V, V_{RB} = 0.5V, V_{RT}$	$= 2.5V, T_A$	= 25 ^o C			
Supply Current	I _{AD} + I _{DD}	NTSC Ramp,	DV _{DD} = 5V		=	25	36	mA
Analog	I _{AD}	Wave Input, CLE = 0V	DV _{DD} = 3.3V		-	23	33	mA
Digital	I _{DD}	OLL = UV			=	2	3	mA
Reference Current	I _{REF}				4.1	5.4	7.7	mA
Reference Resistance (V _{RT} - V _{RB})	R _{REF}				260	370	480	Ω
Self-Bias Voltage	V_{RB}	Shorts V _{RTS} and A _{VDD}			0.52	0.56	0.60	V
	V_{RT} - V_{RB}	Shorts V _{RBS} and A _{VSS}			1.80	1.92	2.04	V
Input Capacitance	C _{Al1}	$V_{IN}, V_{IN} = 1.5V + 0.07V$	['] RMS		-	15	-	pF
	C _{Al2}	V _{RTS} , V _{RT} , V _{RB} , V _{RBS}	, V _{REF}		-	-	11	pF
	C _{DIN}	TEST, CLK, CLP, CLE,	ŌĒ		-	-	11	pF
Output Capacitance	C _{AO}	CCP			-	-	11	pF
	C _{DO}	D0 to D7, TEST			=	-	11	pF
Digital Input Voltage	V _{IH}	AV _{DD} = 4.75 to 5.25V,			2.2	-	-	V
\		$DV_{DD} = 3 \text{ to } 5.5V, T_A =$	-20°C to 75°C		-	-	0.8	V
Digital Input Current	I_{IH} $V_{I} = 0V \text{ to } AV_{DD}$	CLK		-240	-	240	μА	
	I _{IL}	$T_A = 20^{\circ}C \text{ to } 75^{\circ}C$	TEST, CLP, CLE		-240	-	40	μА
			ŌĒ		-40	-	240	μА
Digital Output Current	Гон	$\overline{OE} = 0V$, $DV_{DD} = 5V$	$V_{OH} = DV_{DD} - 0.8V$		-	-	-2	mA
	l _{OL}	$T_A = 20^{\circ} \text{C to } 75^{\circ} \text{C}$	V _{OL} = 0.4V		4	-	-	mA
	ГОН	OE = 0V	$V_{OH} = DV_{DD} - 0.8V$		-	-	-1.2	mA
	l _{OL}	$DV_{DD} = 3.3V$ $T_A = -20^{\circ}C \text{ to } 75^{\circ}C$	V _{OL} = 0.4V		2.4	-	-	mA
	lozh	OE = 3V	$V_{OH} = DV_{DD}$		-40	-	40	μΑ
	I _{OZL}	$DV_{DD} = 3 \text{ to } 5.5V$ $T_A = -20^{\circ}\text{C to } 75^{\circ}\text{C}$	V _{OL} = 0V		-40	-	40	μА
TIMING $f_C = 50 \text{ MSPS}, AV_{DD}$	= 5V, DV _{DD} =	= 5V or 3.3V, V _{RB} = 0.5V	$V_{RT} = 2.5V, T_A = 25^{\circ}$	С				
Output Data Delay	t _{PZH}	<u>CL</u> = 15pF	$DV_{DD} = 5V$		5.5	9.5	12.0	ns
	t _{PHL}	OE = 0V				8.5		ns
	t _{PLH}		$DV_{DD} = 3.3V$		4.3	11.8	16.3	ns
	t _{PHL}					7.6		ns
Three-State Output Enable	t _{PZH}	$R_L = 1k\Omega$	DV _{DD} = 5V		2.5	4.5	8.0	ns
Time	t _{PZL}	$\frac{C_L}{OE} = 15pF$ $OE = 3V \rightarrow 0V$				6.0		ns
	t _{PZH}		DV _{DD} = 3.3V		3.0	7.0	9.0	ns
	t _{PZL}					5.0	1	ns
Three-State Output Enable	t _{PHZ} , t _{PLZ}	$R_L = 1k\Omega$, $C_L = 15pF$	DV _{DD} = 5V		3.5	5.5	7.5	ns
Time	t _{PZH} , t _{PZL}	OE = 3V→0V	$DV_{DD} = 3.3V$		2.5	5.5	8.0	ns
Clamp Pulse Width	t _{CPW}	f _C = 14.3MHz, C _{IN} = 10	μF for NTSC Wave	Note 4	1.75	2.75	3.75	μS

NOTES:

- 2. The offset voltage E_{OB} is a potential difference between V_{RB} and a point of position where the voltage drops equivalent to $^{1}/_{2}$ LSB of the voltage when the output data changes from "00000000" to "00000001". E_{OT} is a potential difference between V_{RT} and a potential point where the voltage rises equivalent to $^{1}/_{2}$ LSB of the voltage when the output data changes from "111111111" to "11111110".
- 3. The voltage of up to $(AV_{DD} + 0.5V)$ can be input when $DV_{DD} = 3.3V$. But the output pin voltage is less than the DV_{DD} voltage. When the digital output is in the high impedance mode, the IC may be damaged by applying the voltage which is more than the $(DV_{DD} + 0.5V)$ voltage to the digital output.
- 4. The clamp pulse width is for NTSC as an example. Adjust the rate to the clamp pulse cycle (1/15.75kHz for NTSC) for other processing systems to equal the values for NTSC.

Timing Diagrams




FIGURE 1A. TIMING CHART




FIGURE 1B. TIMING CHART




FIGURE 1C. TIMING CHART

Timing Diagrams (Continued)




FIGURE 1D. TIMING CHART II

Pin Descriptions

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 to 8	D0 to D7	DV _{DD} DV _{SS}	D0 (LSB) to D7 (MSB) Output.

Pin Descriptions (Continued)

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
9	TEST	9 DV _{DD} DV _{SS}	Leave open for normal use.
10	DV _{DD}		Digital Power Supply +5V or +3.3V.
11	TEST	AV _{DD}	Leave open for normal use. Pull-up resistor is built in.
15	CLP	11 5	Input for the clamp pulse. Clamps the signal voltage during low interval. Pull-up resistor is built in.
29	CLE	(29) AV _{SS}	The clamp function is enabled when $\overline{\text{CLE}} = \text{Low}$. The clamp function is off and the device functions as a normal A/D converter when $\overline{\text{CLE}} = \text{High}$. Pull-up resistor is built in.
12	CLK	12 AV _{DD}	Clock Input. Set to Low level when no clock is input.
13, 14, 32	NC		
16, 19, 20	AV _{DD}		Analog Power Supply +5V.
17	V _{RTS}	AV _{DD}	Generates approximately +2.5V when shorted with AV _{DD} .
18	V_{RT}	┆ ┈ ┸╗╒┸┇	Reference Voltage (Top).
24	V_{RB}	(7) W ₁	Reference Voltage (Bottom).
25	V _{RBS}	18 R _{REF} 224 (24) (25) RB AV _{SS}	Generates approximately +0.6V when shorted with AV _{SS} .
21	VIN	AV _{DD} 21 AV _{SS}	Analog Input.

Pin Descriptions (Continued)


PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
22, 23	AV _{SS}		Analog Ground.
26	V _{RE} F	AV _{DD} 26 AV _{SS}	Clamp Reference Voltage Input. Clamps so that the reference voltage and the input signal during clamp interval are equal.
27	CCP	AV _{DD} 27 AV _{SS}	Integrates the clamp control voltage. The relationship between the changes in CCP voltage and in V _{IN} voltage is positive phase.
28, 31	DV _{SS}		Digital Ground.
30	ŌĒ	AV _{DD} AV _{SS}	Data is output when \overline{OE} = Low. Pins D0 to D7 are at high impedance when \overline{OE} = High. Pull-down resistor is built in.


Digital Output

The following table shows the relationship between analog input voltage and digital output code.

INPUT SIGNAL	DIGITAL OUTPUT CODE								
VOLTAGE	STEP	MSB						LS	SB
V _{RT}	0	1	1	1	1	1	1	1	1
•	•				•				
•	•					•			
•	•		•						
•	127	1	0	0	0	0	0	0	0
•	128	0	1	1	1	1	1	1	1
•	•					•			
•	•					•			
•	•	•							
V _{RB}	255	0	0	0	0	0	0	0	0

Electrical Specifications Measurement Circuits





NOTE: C_L includes capacitance of probes.

FIGURE 2. OUTPUT DATA DELAY MEASUREMENT CIRCUIT

FIGURE 3. THREE-STATE OUTPUT MEASUREMENT CIRCUIT




FIGURE 4. INTEGRAL NONLINEARITY ERROR/DIFFERENTIAL NONLINEARITY ERROR/OFFSET VOLTAGE TEST CIRCUIT





FIGURE 5. DIFFERENTIAL GAIN ERROR, DIFFERENTIAL PHASE ERROR TEST CIRCUIT

Electrical Specifications Measurement Circuits (Continued)






FIGURE 6. DIGITAL OUTPUT CURRENT TEST CIRCUIT

Operation (See Block diagram and Timing Chart II)

- The HI2302 is a two-step parallel system A/D converter featuring a 4-bit upper comparator block and two lower comparator blocks of 4-bit each. The reference voltage that is equal to the voltage between V_{RT} V_{RB}/16 is constantly applied to the upper 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower 4-bit comparator block. V_{RTS} and V_{RBS} pins serve for the self generation of V_{RT} (reference voltage top) and V_{RB} (reference voltage bottom), and they are also used as the sense pins as shown in the Application Circuit examples Figures 10 and 11.
- This IC uses an offset cancel type comparator which operates synchronously with an external clock. It features the following operating modes which are respectively indicated on the Timing Chart II with S, H, C symbols. That is input sampling (auto zero) mode, input hold mode and comparison mode.
- The operation of respective parts is as indicated in the Timing Chart II. For instance, input voltage VI (1) is sampled with the falling edge of the external clock (1) by means of the upper comparator block and the lower comparator A block.

The upper comparator block finalizes comparison data MD (1) with the rising edge of the external clock (2). Simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator A Block finalizes comparison data LD (1) with the rising edge of the external clock (3). MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the external clock (4). Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

Notes On Operation

V_{DD}, V_{SS}

To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog V_{DD} pins, use a ceramic capacitor of about $0.1 \mu F$ set as close as possible to the pin to bypass to the respective GNDs.

· Analog Input

Compared with the flash type A/D converter, the input capacitance of the analog input is rather small. However, it is necessary to conduct the drive with an amplifier featuring sufficient band and drive capability. When driving with an amplifier of low output impedance, parasitic oscillation may occur. That may be prevented by insetting a resistance of about 33 Ω in series between the amplifier output and A/D input. When the V_{IN} signal of pin No. 21 is monitored, the kickback noise of clock is. However, this has no effect on the characteristics of A/D conversion.

· Clock Input

The clock line wiring should be as short as possible also, to avoid any interference with other signals, separate it from other circuits.

· Reference Input

Voltage V_{RT} to V_{RB} is compatible with the dynamic range of the analog input. Bypassing V_{RT} and V_{RB} pins to GND, by means of a capacitor about $0.1\mu F$, stable characteristics are obtained. By shorting V_{DD} and V_{RTS} , V_{SS} and V_{RBS} respectively, the self-bias function that generates V_{RT} = about 2.5V and V_{RB} = about 0.6V, is activated.

Timing

Analog input is sampled with the falling edge of CLK and output as digital data synchronized with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about $9ns (DV_{DD} = 5V)$.

• OE Pin

Pins 1 to 8 (D_0 to D_7) are in the output mode by leaving $\overline{\text{OE}}$ open or connecting it to DV_{SS}, and they are in the high impedance mode by connecting it to DV_{DD}.

Application Circuits





FIGURE 7. SINGLE +5V POWER SUPPLY WHEN CLAMP IS USED (SELF-BIAS USED)



NOTES:

- 5. The relationship between the changes in CCP voltage (Pin 27) and in $V_{\mbox{\footnotesize{IN}}}$ voltage is positive phase.
- 6. $\Delta V_{IN}/\Delta V_{CCP}$ = 3.0 (f_S = 20 MSPS).

FIGURE 8. SINGLE +5V POWER SUPPLY DIGITAL CLAMP (SELF-BIAS USED)

Application Circuits (Continued)




FIGURE 9. SINGLE +5V POWER SUPPLY WHEN CLAMP IS NOT USED (SELF-BIAS USED)




FIGURE 10. WHEN CLAMP IS USED (SELF-BIAS NOT USED)

Application Circuits (Continued)




FIGURE 11. SINGLE +5V POWER SUPPLY WHEN CLAMP IS NOT USED (SELF-BIAS NOT USED)




FIGURE 12. DUAL +5V/+3.3V POWER SUPPLY WHEN CLAMP IS USED (SELF-BIAS USED)

Typical Performance Curves





FIGURE 13. AMBIENT TEMPERATURE vs SUPPLY CURRENT






FIGURE 15. SAMPLING FREQUENCY vs SUPPLY CURRENT




FIGURE 16. INPUT FREQUENCY vs SUPPLY CURRENT




FIGURE 17. AMBIENT TEMPERATURE VS MAXIMUM OPERATING FREQUENCY




FIGURE 18. SUPPLY VOLTAGE VS MAXIMUM OPERATING FREQUENCY

Typical Performance Curves (Continued)




FIGURE 19. AMBIENT TEMPERATURE vs SAMPLING DELAY




FIGURE 21. ANALOG INPUT FREQUENCY vs SNR, EFFECTIVE NUMBER OF BITS (ENOB)




FIGURE 23. AMBIENT TEMPERATURE vs OUTPUT DATA DELAY




FIGURE 20. FULL SCALE INPUT BANDWIDTH




FIGURE 22. ANALOG INPUT FREQUENCY vs SFDR





FIGURE 24. AMBIENT TEMPERATURE vs OUTPUT DATA DELAY

Typical Performance Curves (Continued)






FIGURE 25. LOAD CAPACITANCE vs OUTPUT DATA DELAY

FIGURE 26. LOAD CAPACITANCE vs OUTPUT DATA DELAY




FIGURE 27. DV_{DD} SUPPLY VOLTAGE vs OUTPUT DATA DELAY

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.