- Meet or Exceed the Requirements of ANSI Standard EIA/TIA-422-B, RS-423-B, and RS-485
- Meet ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range
   -12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operate From Single 5-V Supply
- Low-Power Requirements
- Plug-In Replacement for MC3486

#### (TOP VIEW) 1В [ 16 V<sub>CC</sub> 1A **∏** 2 15 🛮 4B 1Y **∏** 3 14 **∏** 4A 13 **| 4**Y 1,2EN **1**4 2Y [ 12 3,4EN 11 3Y 2A **∏** 6 10 T 3A 2B **∏** 7 GND ∏8 9 ∏ 3B

**DORNPACKAGE** 

#### description

The SN65175 and SN75175 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of ANSI Standards EIA/TIA-422-B, RS-423-B, and RS-485, and several ITU recommendations. These standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable.

The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  mV over a common-mode input voltage range of  $\pm 12$  V. The SN65175 and SN75175 are designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN65175 is characterized for operation from  $-40^{\circ}$ C to 85°C. The SN75175 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## FUNCTION TABLE (each receiver)

DIFFERENTIAL A – B	ENABLE	OUTPUT Y		
V <sub>ID</sub> ≥ 0.2 V	Н	Н		
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?		
$V_{ID} \ge -0.2 V$	Н	L		
X	L	Z		
Open circuit	Н	?		


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## 13 15 4B

## schematics of inputs and outputs



SLLS145B - OCTOBER 1990 - REVISED MAY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage V <sub>I</sub> , (A or B inputs)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	±25 V
Enable input voltage, V <sub>I</sub> , EN	
Low-level output current, IOL	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN65175	–40°C to 85°C
SN75175	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
D	950 mW	7.6 mW/°C	608 mW	494 mW	
N	1150 mW	9.2 mW/°C	736 mW	598 mW	

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>				±12	V
Differential input voltage, V <sub>ID</sub>				±12	V
High-level enable-input voltage, VIH		2			V
Low-level enable-input voltage, V <sub>IL</sub>				0.8	V
High-level output current, IOH				-400	μΑ
Low-level output current, IOL				16	mA
Operating free-air temperature, T <sub>A</sub>	SN65175	-40		85	°C
Operating nee-all temperature, 14	SN75175	0		70	C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

<sup>2.</sup> Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

## SN65175, SN75175 **QUADRUPLE DIFFERENTIAL LINE RECEIVERS**

SLLS145B - OCTOBER 1990 - REVISED MAY 1995

#### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS				TYP <sup>†</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_0 = 2.7 V,$	$I_{O} = -0.4 \text{ mA}$				0.2	V	
VIT-	Negative-going input threshold voltage	$V_0 = 0.5 V$ ,	I <sub>O</sub> = 16 mA		-0.2‡			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –)	See Figure 4				50		mV	
VIK	Enable-input clamp voltage	$I_{ } = -18 \text{ mA}$					-1.5	V	
VOH	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -400  \mu A$	See Figure 1	2.7			V	
\/-·	Low lovel output voltage	V 000 V (	V 200 mV 2 Firms 4	Coo Figure 1	$I_{OL} = 8 \text{ mA}$			0.45	V
VOL	Low-level output voltage	output voltage $V_{ID} = -200 \text{ mV}, See \text{ Figure 1}$ $I_{OL} = 16 \text{ m}.$		I <sub>OL</sub> = 16 mA			0.5	, <sup>v</sup>	
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$					±20	μΑ	
1.	Line input current	Other input at 0 V,	V <sub>I</sub> = 12 V				1	mA	
'	Line input current	Other input at 0 v,	See Note 3	V <sub>I</sub> = −7 V			-0.8	IIIA	
lн	High-level enable-input current	V <sub>IH</sub> = 2.7 V					20	μΑ	
IIL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V					-100	μΑ	
rį	Input resistance				12			kΩ	
los	Short-circuit output current§				-15		-85	mA	
Icc	Supply current	Outputs disabled					70	mA	

NOTE 3: Refer to ANSI Standards EIA/TIA-422-B, RS-423-B, and RS-485 for exact conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	See Figure 2		22	35	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 2		25	35	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 3		13	30	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 3		19	30	ns
<sup>t</sup> PHZ	Output disable time from high level	See Figure 3		26	35	ns
tPLZ	Output disable time from low level	See Figure 3		25	35	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION





Figure 1.  $V_{OH}$ ,  $V_{OL}$ 




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,

B. C<sub>L</sub> includes probe and stray capacitance.

Figure 2. Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%, tf  $\leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{CO} = 50 \Omega$ .

- B. C<sub>I</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or equivalent.

Figure 3. Test Circuit and Voltage Waveforms

#### **TYPICAL CHARACTERISTICS**




Figure 4

HIGH-LEVEL OUTPUT VOLTAGE

#### vs FREE-AIR TEMPERATURE 5 $V_{CC} = 5 V$ 4.5 $V_{ID} = 0.2 V$ V<sub>OH</sub> - High-Level Output Voltage - V $I_{OH} = -400 \mu A$ 3.5 SN65175 Only 3 2.5 2 1.5 1 0.5 0 10 40 50 60 70 80 0 20 30 90 TA - Free-Air Temperature - °C Figure 6

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 5

# LOW-LEVEL OUTPUT VOLTAGE vs





Figure 7

#### TYPICAL CHARACTERISTICS









Figure 10








#### **TYPICAL CHARACTERISTICS**



## **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristicc impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 13. Typical Application Circuit



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



>> Semiconductor Home > Products > Analog & Mixed-Signal > Interface Products > Transmitters and Receivers >

#### SN75175, QUADRUPLE DIFFERENTIAL LINE RECEIVER

**Device Status: Active** 

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Development Tools
- > Applications

Parameter Name	SN75175
Receivers Per Package	4
Receiver tpd (ns)	35
Supply Voltage(s) (V)	5
ICC (max) (mA)	70
Footprint	MC3486

## **Description**

The SN65175 and SN75175 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of ANSI Standards EIA/TIA-422-B, RS-423-B, and RS-485, and several ITU recommendations. These standards are for balanced multipoint bus transmission at rates up to 10megabits per second. Each of the two pairs of receivers has a common active-high enable.

The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  mV over a common-mode input voltage range of  $\pm 12$  V. The SN65175 and SN75175 are designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN65175 is characterized for operation from -40°C to 85°C. The SN75175 is characterized for operation from 0°C to 70°C.

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

#### **Features**

- Meet or Exceed the Requirements of ANSI Standard EIA/TIA-422-B, RS-423-B, and RS-485
- Meet ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range
  - -12 V to 12 V

- Input Sensitivity...±200 mV
- Input Hysteresis...50 mV Typ
- High Input Impedance...12 kΩ Min
- Operate From Single 5-V Supply
- Low-Power Requirements
- Plug-In Replacement for MC3486

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

#### **Datasheets**

Full datasheet in Acrobat PDF: <a href="style="style-type: slls145b.pdf">slls145b.pdf</a> (152 KB)
Full datasheet in Zipped PostScript: <a href="slls145b.psz">slls145b.psz</a> (133 KB)

## Pricing/Samples/Availability

Orderable Device	<u>Package</u>	<u>Pins</u>	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Qty	Availability / Samples
SN75175D	D	16	0 TO 70	ACTIVE	2.54	40	Check stock or order
SN75175DR	D	16	0 TO 70	ACTIVE	2.12	2500	Check stock or order
SN75175J	<u>J</u>	16		OBSOLETE			
SN75175N	N	16	0 TO 70	ACTIVE	2.00	25	Check stock or order
SN75175NS	<u>NS</u>	16	0 TO 70	ACTIVE			Check stock or order

## **Application Reports**

- 422 AND 485 OVERVIEW AND SYSTEM CONFIGURATIONS (SLLA070 Updated: 02/15/2000)
- ANALOG APPLICATIONS JOURNAL, FEBRUARY 2000 (SLYT012A Updated: 03/23/2000)
- ANALOG APPLICATIONS JOURNAL, NOVEMBER 1999 (SLYT010A Updated: 03/23/2000)
- COMPARING BUS SOLUTIONS (SLLA067 Updated: 03/06/2000)
- ELECTROSTATIC DISCHARGE APPLICATION NOTE (SSYA008 Updated: 05/05/1999)
- INTERFACE CIRCUITS FOR TIA/EIA-485 (SLLA036 Updated: 03/26/2000)
- JITTER ANALYSIS (SLLA075 Updated: 03/31/2000)
- SKEW DEFINITIONS (SLLA060 Updated: 08/13/1999)
- THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC PCB DESIGNS (SZZA017A Updated: 09/15/1999)

#### **Related Documents**

A STATISTICAL SURVEY OF COMMON-MODE NOISE (SLLA057, 131 KB - Updated: 12/23/1999)

Table Data Updated on: 6/2/2000