

January 1991 Revised May 2001

74FR543

Octal Latched Transceiver with 3-STATE Outputs

General Description

The 74FR543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Both the A and B outputs will source 15 mA and sink 64 mA.

Features


- Functionally equivalent to 74F543
- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 15 mA and current sinking capability of 64 mA
- Separate controls for data flow in each direction
- Guaranteed pin-to-pin skew
- Guaranteed 4000V minimum ESD protection

Ordering Code:

Order Number	Package Number	Package Description
74FR543SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74FR543SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description			
OEAB, OEBA	Output Enable Inputs			
LEAB, LEBA	Latch Enable Inputs			
CEAB, CEBA	Chip Enable Inputs			
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs			
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs			

Functional Description


The 74FR543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A-to-B, for example, the A-to-B Enable ($\overline{\text{CEAB}}$) input must be LOW in order to enter data from the A Port or take data from the B Port as indicated in the Data I/O Control Table. With $\overline{\text{CEAB}}$ LOW, a LOW signal on ($\overline{\text{LEAB}}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text{LEAB}}$ line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both LOW, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B-to-A is similar, but using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$.

Data I/O Control Table

Inputs			Latch	Output		
CEAB	LEAB	OEAB	Status	Buffers		
Н	Х	Χ	Latched	High Z		
Х	Н	Χ	Latched	_		
L	L	Χ	Transparent	_		
Х	Χ	Н	_	High Z		
L	Χ	L	_	Driving		

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

Logic Diagram



Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias

V_{CC} Pin Potential to Ground Pin

-55°C to +150°C

-0.5V to +7.0V

 $\begin{array}{cc} \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ccc} \text{Standard Output} & & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & & -0.5 \text{V to +5.5V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.4			V	Min	$I_{OH} = -3 \text{ mA } (A_n, B_n)$
		2.0			V	Min	$I_{OH} = -15 \text{ mA } (A_n, (B_n))$
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA } (A_n, B_n)$
I _{IH}	Input HIGH Current			5	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7	^	Max	V 7.0V/(Control Bins)
	Breakdown Test			,	μА	IVIAX	V _{IN} = 7.0V (Control Pins)
I _{BVIT}	Input HIGH Current			100	^	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)			100	μА	IVIAX	$V_{IN} = 5.5V (A_n, B_n)$
I _{IL}	Input LOW Current			-150	μΑ	Max	V _{IN} = 0.5 (CEAB, CEBA)
				-100	μΑ	Max	V _{IN} = 0.5 (LEAB, LEBA, OEAB, OEBA)
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A,$
							All Other Pins Grounded
I _{OD}	Output Circuit Leakage Test			3.75	μΑ	0.0	V _{IOD} = 150 mV,
							All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current			25	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$
I _{IL} + I _{OZL}	Output Leakage Current			-150	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0.0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	$V_{OUT} = 5.25V (A_n, B_n)$
I _{CCH}	Power Supply Current		59	72	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current		87	102	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current		69	85	mA	Max	Outputs 3-STATE
C _{IN}	Input Capacitance		8.0		pF	5.0	Control Pins
			17.0		pF	5.0	A _n , B _n

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.3	3.0	4.7	1.3	4.7	ns
t _{PHL}	A _n to B _n or B _n to A _n	1.3	2.6	4.7	1.3	4.7	
t _{PLH}	Propagation Delay	2.3	5.7	8.5	2.3	8.5	
t _{PHL}	LEAB to B, LEBA to A	2.3	4.0	8.5	2.3	8.5	ns
t _{PZH}	Output Enable Time	2.3	4.3	7.4	2.3	7.4	
t _{PZL}		2.3	4.9	7.4	2.3	7.4	ns
t _{PHZ}	Output Disable Time	1.6	3.9	7.0	1.6	7.0	ns
t_{PLZ}		1.6	3.5	7.0	1.6	7.0	115

AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	2.5	0.5		2.5		ns	
t _S (L)	D _n to LE	2.5	0.1	0.1			115	
t _H (H)	Hold Time, HIGH or LOW	2.0	0.0		2.0		ns	
t _H (L)	D _n to LE	2.0	-0.6		2.0		115	
t _W (H)	LE Pulse Width HIGH	6.0	3.6		6.0		ns	


Extended AC Electrical Characteristics


Symbol	Parameter	V _{CC} = C _L =	to +70°C - +5.0V 50 pF tts Switching te 3)	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 250 \text{ pF}$ (Note 4)		Units	
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay	1.3	6.3	3.2	8.7	ns	
t _{PHL}	A_n to B_n or B_n to A_n	1.3	6.3	3.2	8.7		
t _{PLH}	Propagation Delay	2.3	10.2	4.2	12.8	ns	
t _{PHL}	LEAB to B, LEBA to A	2.3	10.2	4.2	12.8	113	
t _{PZH}	Output Enable Time	2.3	11.1			ns	
t _{PZL}		2.3	11.1			115	
t _{PHZ}	Output Disable Time	1.6	7.2			ns	
t _{PLZ}		1.6	7.2			115	
toshl	Pin-to-Pin Skew		1.2			no	
(Note 5)	for HL Transitions					ns	
t _{OSLH}	Pin-to-Pin Skew		1.0				
(Note 5)	for LH Transitions					ns	
t _{OST}	Pin-to-Pin Skew		3.1			ns	
(Note 5)	for HL/LH Transitions					115	

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{OSHL}), LOW-to-HIGH, (t_{OSLH}), or HIGH-to-LOW and/or LOW-to-HIGH, (t_{OST}). Specifications guaranteed with all outputs switching in phase.





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com