

# PTH12020W/L

SLTS208I-MAY 2003-REVISED MARCH 2009

# 18-A, 12-V INPUT NON-ISOLATED WIDE-OUTPUT **ADJUST POWER MODULE**

# **FEATURES**

- Up to 18 A Output Current
- 12-V Input Voltage
- Wide-Output Voltage Adjust (1.2 V to 5.5 V/(0.8 V to 1.8 V)
- Efficiencies up to 95%
- 195 W/in<sup>3</sup> Power Density
- **On/Off Inhibit**
- **Output Voltage Sense**
- **Pre-Bias Startup**
- **Under-Voltage Lockout**
- Auto-Track<sup>™</sup> Sequencing
- Margin Up/Down Controls
- **Output Over-Current Protection** (Non-Latching, Auto-Reset)
- **Over-Temperature Protection**
- Operating Temperature: -40°C to 85°C
- Point-of-Load Alliance (POLA<sup>™</sup>) Compatible
- Safety Agency Approvals: UL/IEC/CSA-22.2 60950-1

# DESCRIPTION

### The PTH12020 series of non-isolated power modules offers OEM designers a combination of high performance, small footprint, and industry leading features. As part of a new class of power modules, these products provide designers with the flexibility to power the most complex multi-processor digital systems using off-the-shelf catalog parts.

The series employs double-sided surface mount construction and provides highperformance step-down power conversion for up to 18A of output current from a 12-V input bus voltage. The output voltage of the W-suffix parts can be set to any value over the range, 1.2V to 5.5V. The L-suffix parts have an adjustment range of 0.8V to 1.8V. The output voltage is set using a single resistor.

This series includes Auto-Track<sup>™</sup> sequencing. Auto-Track sequencing simplifies the task of supply voltage sequencing in a power system by enabling modules to track each other, or any external voltage, during power up and power down. Other operating features include an on/off inhibit, output voltage adjust (trim), margin up/down controls, and the ability to start up into an existing output voltage or prebias. For improved load regulation, an output voltage sense is provided. A non-latching over-current trip and overtemperature shutdown feature protects against load faults.

Target applications include complex multivoltage, multiprocessor systems that incorporate the industry's high-speed DSPs, microprocessors and bus drivers.

For start-up into a non-prebiased output, review page 14 in the Application Information section.

### For start-up into a prebiased output, review page 18 in the Application Information section.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. POLA, TMS320 are trademarks of Texas Instruments.

# **APPLICATIONS**

Complex multi-voltage, multi-processor systems



NOMINAL SIZE = 1.5 in x 0.87 in (38,1 mm x 22,1 mm)

Copyright © 2003–2009, Texas Instruments Incorporated


SLTS208I-MAY 2003-REVISED MARCH 2009

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## STANDARD APPLICATION

### **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

				UNIT
V <sub>track</sub>	Track input	–0.3V to V <sub>I</sub> +0.3 V		
T <sub>A</sub>	Operating temperature range	Over V <sub>I</sub> Range	-40C to 85C	
T Mana and day to man anothing	Surface temperature of module body or pins	PTH12020WAH	260°C <sup>(2)</sup>	
T <sub>wave</sub>	Wave solder temperature	(5 seconds maximum)	PTH12020WAD	2001011
т	Solder reflow temperature	ture Surface temperature of module body or pins	PTH12020WAS	235°C <sup>(2)</sup>
I reflow	Solder reliow temperature	Surface temperature of module body of pins	PTH12020WAZ	260°C <sup>(2)</sup>
T <sub>stg</sub>	Storage temperature	Storage temperature of module removed from shipp	oing package	–55°C to 125°C
T <sub>pkg</sub>	Packaging temperature	Shipping Tray or Tape and Reel storage or bake ter	mperature	45°C
	Mechanical shock	Per Mil-STD-883D, Method 2002.3 1 msec, 1/2 Sine	500 G	
	Mechanical vibration	Mil-STD-883D, Method 2007.2 20-2000 Hz	20 G	
	Weight			7 grams
	Flammability	Meets UL 94V-O		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) During soldering of package version, do not elevate peak temperature of the module, pins or internal components above the stated maximum.



# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ,  $V_I = 12$  V,  $V_O = 3.3$  V,  $C_I = 560 \ \mu$ F,  $C_O = 0 \ \mu$ F, and  $I_o = I_{omax}$  (unless otherwise noted)

PARAMETER		TEST C		UNIT			
	FARAMETER	IESI C	MIN	TYP	MAX	UNIT	
		60C, 200 LFM airflow		0		18 <sup>(1)</sup>	A
lo	Output current	25C, natural convection				18 <sup>(1)</sup>	A
VI	Input voltage range	Over I <sub>o</sub> range		10.8		13.2	V
V <sub>o</sub> tol	Set-point voltage tolerance					±2 <sup>(2)</sup>	%V <sub>o</sub>
∆Reg <sub>temp</sub>	Temperature variation	–40°C <t<sub>A &lt; 85°C</t<sub>			±0.5		%V <sub>o</sub>
∆Reg <sub>line</sub>	Line regulation	Over V <sub>I</sub> range			5		mV
∆Reg <sub>load</sub>	Load regulation	Over I <sub>o</sub> range			5		mV
∆Reg <sub>tot</sub>	Total output variation	Includes set-point, line, load, -	–40C ≤ T <sub>A</sub> ≤ 85°C			±3 <sup>(2)</sup>	%V <sub>o</sub>
$\Delta V_{adj}$	Output voltage adjust range	Over V <sub>I</sub> range		1.2		5.5	V
			$R_{SET}$ = 280 $\Omega$ , $V_o$ = 5.0 V		95%		
			$R_{SET} = 2.0 \text{ k}\Omega, \text{ V}_{o} = 3.3 \text{ V}$		93%		
η Efficiency	Efficiency	I <sub>O</sub> = 12 A	$R_{SET}$ = 4.32 k $\Omega$ , $V_o$ = 2.5 V		92%		
	Eniciency	1 <sub>0</sub> = 12 A	$R_{SET}$ = 11.5 k $\Omega$ , $V_o$ = 1.8 V		90%		
			$R_{SET}$ = 24.3 k $\Omega$ , $V_o$ = 1.5 V		88%		
			$R_{SET}$ = open ckt., $V_o$ = 1.2 V		86%		
Vr	)/ ripple (pk pk)	20 MHz bandwidth	Vo ≤ 2.5 V		32		mVpp
vr	V <sub>o</sub> ripple (pk-pk)		Vo > 2.5 V		1		%V <sub>o</sub>
l <sub>o</sub> trip	Over-current threshold	Reset, followed by auto-recov	ery		30		Α
t <sub>tr</sub>	Transient response	1 A/s load step, 50 to 100%	Recovery time		70		μSec
$\Delta V_{tr}$	Tansient response	$I_omax, C_{out} = 330 \ \mu F$	V <sub>o</sub> over/undershoot		70		mV
$\Delta V_o$ margin	Margin up/down adjust				±5%		
I <sub>IL</sub> margin	Margin input current (pins 9 /10)	Pin to GND			-8 (3)		μΑ
IIL track	Track input current (pin 8)	Pin to GND				-0.13 (3)	mA
dV <sub>track</sub> /dt	Track slew rate capability	$C_{out} \le C_{out}(max)$				1	V/ms
UVLO	Undervoltage lockout	V <sub>I</sub> increasing			9.7	10.4	v
	Chacivollage lookout	V <sub>I</sub> decreasing			9.2		v
V <sub>IH</sub>	_	Input high voltage, Reference	d to GND			Open <sup>(4)</sup>	v
VIL	Inhibit control (pin 3)	Input low voltage, Referenced	to GND	-0.2		0.5	v
I <sub>IL</sub>		Input low current, Pin 3 to GN	D		0.24		mA
l <sub>l</sub>	Input standby current	Inhibit (pin 3) to GND, Track (pin 8) open			5		mA
fs	Switching frequency	Over $V_{\rm I}$ and $I_{\rm o}$ ranges		260	320	380	kHz
CI	External input capacitance			560 <sup>(5)</sup>			μF
		Capacitance value	Non-ceramic	0	330 (6)	9900 (7)	μF
Co	External output capacitance	Capacitance value Ceramic		0		300	μι
		Equivalent series resistance (	non-ceramic)	4 (8)			mΩ
MTBF	Reliability	Per Bellcore TR-332, 50% stre	ess, $T_A = 40^{\circ}C$ , ground benign	5.3			10 <sup>6</sup> Hrs

(1) See SOA curves or consult factory for appropriate derating.

(2) The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if RSET has a tolerance of 1%, with 100 ppm/°C or better temperature stability.

(3) A small low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.

(4) This control pin is pulled up to an internal supply voltage. If this input is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. Do not place an external pull-up on this pin. For further information, consult the related application note.</p>

(5) A 560 μF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 800 mA rms of ripple current.

(6) An external output capacitor is not required for basic operation. Adding 330 μF of distributed capacitance at the load will improve the transient response.

(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. When controlling the Track pin using a voltage supervisor, the maximum output capacitance is reduced to 6600 μF. Consult the application notes for further guidance.

(8) This is the typical ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 mΩ as the minimum when using max-ESR values to calculate.

SLTS208I-MAY 2003-REVISED MARCH 2009



www.ti.com

# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ,  $V_I = 12$  V,  $V_O = 1.8$  V,  $C_I = 560 \ \mu$ F,  $C_O = 0 \ \mu$ F, and  $I_o = I_{omax}$  (unless otherwise noted)

PARAMETER		TEAT	PTH12020L			UNIT	
		IESIC	ONDITIONS	MIN	TYP	MAX	UNI
Io Output current		60°C, 200 LFM airflow		0		18 <sup>(1)</sup>	•
		25°C, natural convection		0		18 <sup>(1)</sup>	A
VI	Input voltage range	Over I <sub>o</sub> range		10.8		13.2	V
V <sub>o</sub> tol	Set-point voltage tolerance					±2 <sup>(2)</sup>	%V
∆Reg <sub>temp</sub>	Temperature variation	-40C <t<sub>A &lt; 85°C</t<sub>			±0.5		%V
∆Reg <sub>line</sub>	Line regulation	Over V <sub>I</sub> range			±5		mV
∆Reg <sub>load</sub>	Load regulation	Over I <sub>o</sub> range			±5		mV
∆Reg <sub>tot</sub>	Total output variation	Includes set-point, line, load, -	$-40^{\circ}C \le T_{A} \le 85^{\circ}C$			3 (2)	%V
ΔV <sub>adj</sub>	Output voltage adjust range	Over V <sub>I</sub> range		0.8		1.8	V
			$R_{SET}$ = 130 $\Omega$ , $V_o$ = 1.8 V		89%		
			$R_{SET}$ = 3.57 k $\Omega$ , $V_o$ = 1.5 V		87%		
η	Efficiency	I <sub>O</sub> = 12 A	$R_{SET}$ = 12.1 k $\Omega$ , V <sub>o</sub> = 1.2 V		85%		
			$R_{SET} = 32.4 \text{ k}\Omega, V_o = 1.0 \text{ V}$		83%		
		R <sub>SET</sub> = open cct., V <sub>o</sub> = 0.8 V		80%			
Vr	V <sub>o</sub> ripple (pk-pk)	20 MHz bandwidth			1		%Va
l <sub>o</sub> trip	Over-current threshold	Reset, followed by auto-recov	rery		30		А
t <sub>tr</sub>	Transient regroups	1 A/µs load step, 50 to	Recovery time		70		μSe
ΔV <sub>tr</sub>	<ul> <li>Transient response</li> </ul>	100% $I_omax, C_{out} = 330 \ \mu F$	V <sub>o</sub> over/undershoot		70		mV
ΔV <sub>o</sub> margin	Margin up/down adjust				±5%		
I <sub>IL</sub> margin	Margin input current (pins 9 /10)	Pin to GND			-8(3)		μA
I <sub>IL</sub> track	Track input current (pin 8)	Pin to GND				-0.13 <sup>(3)</sup>	mA
dV <sub>track</sub> /dt	Track slew rate capability	$C_{out} \le C_{out}(max)$				1	V/m
UVLO	Undervoltage lockout	V <sub>I</sub> increasing			9.7	10.4	V
UVLO	Undervoltage lockout	V <sub>I</sub> decreasing		8.8	9.2		v
V <sub>IH</sub>		Input high voltage, Reference	d to GND			Open <sup>(4)</sup>	V
V <sub>IL</sub>	Inhibit control (pin 3)	Input low voltage, Referenced	to GND	-0.2		0.5	v
I <sub>IL</sub>	_	Input low current, Pin 3 to GN	D		0.24		mA
l <sub>l</sub>	Input standby current	Inhibit (pin 3) to GND, Track (pin 8) open			5		mA
fs	Switching frequency	Over V <sub>I</sub> and I <sub>o</sub> ranges			250	300	kHz
CI	External input capacitance			560 <sup>(5)</sup>			F
		Capacitance value	Non-ceramic	0	330 <sup>(6)</sup>	9900 (7)	
Co	External output capacitance		Ceramic	0		300	μF
		Equivalent series resistance (	non-ceramic)	4 <sup>(8)</sup>			mΩ
MTBF	Reliability	Per Bellcore TR-332, 50% str	ess, $T_A = 40^{\circ}C$ , ground benign	5.3			10 <sup>6</sup> H

(1) See SOA curves or consult factory for appropriate derating.

(2) The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a tolerance of 1%, with 100 ppm/°C or better temperature stability.

(3) A small low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.


(4) This control pin is pulled up to an internal supply voltage. If this input is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. Do not place an external pull-up on this pin. For further information, consult the related application note.</p>

(5) A 560 μF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 800 mA rms of ripple current.

(6) An external output capacitor is not required for basic operation. Adding 330 μF of distributed capacitance at the load will improve the transient response.

(7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. When controlling the Track pin using a voltage supervisor, the maximum output capacitance is reduced to 6600 μF. Consult the application notes for further guidance.

(8) This is the typical ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 mΩ as the minimum when using max-ESR values to calculate.




# PTH12020W TYPICAL CHARACTERISTICS $(V_1 = 12 V)^{(1)(2)}$

- (1) Note A: The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) Note B: The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 inch × 4 inch double-sided PCB with 1oz. copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 4, Figure 5 and Figure 6.







- (1) Note A: The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.
- (2) Note B: The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 inch × 4 inch double-sided PCB with 1oz. copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 10.


Copyright © 2003–2009, Texas Instruments Incorporated



# **DEVICE INFORMATION**

## **TERMINAL FUNCTIONS**

TERMINAL		DECODIDEION						
NAME	NO.	DESCRIPTION						
VI	2	The positive input voltage power node to the module, which is referenced to common GND.						
Vo	6	The regulated positive power output with respect to the GND node.						
GND	1, 7	This is the common ground connection for the Vin and Vout power connections. It is also the 0 VDC reference for the control inputs.						
Inhibit	3	The Inhibit pin is an open-collector/drain negative logic input that is referenced to GND. Applying a lowlevel ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the inhibit feature is not used, the control pin should be left open-circuit. The module will then produce an output whenever a valid input source is applied. Do not place an external pull-up on this pin. For power-up into a non-prebiased output, it is recommended that AutoTrack be utilized for On/Off control. See the Application Information for additional details.						
V <sub>O</sub> Adjust	4	A 1% resistor must be connected directly between this pin and GND (pin 7) to set the output voltage of the module higher than its lowest value. The temperature stability of the resistor should be 100 ppm/°C (or better). The set point range is 1.2 V to 5.5 V for W-suffix devices, and 0.8 V to 1.8 V for L-suffix devices. The resistor value required for a given output voltage may be calculated using a formula. If left open circuit, the module output voltage will default to its lowest value. For further information on output voltage adjustment consult the related application note.						
		The specification table gives the preferred resistor values for a number of standard output voltages.						
V <sub>O</sub> Sense	5	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy $V_o$ Sense should be connected to $V_{out}$ . It can also be left disconnected.						
Track	8	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the output will follow the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused this input should be connected to Vin.						
		NOTE: Due to the under-voltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, consult the related application note.						
Margin Down	9	When this input is asserted to GND, the output voltage is decreased by 5% from the nominal. The input requires an open-collector (open-drain) interface. It is not TTL compatible. A lower percent change can be accomodated with a series resistor. For further information, consult the related application note.						
Margin Up	10	When this input is asserted to GND, the output voltage is increased by 5%. The input requires an open-collector (open-drain) interface. It is not TTL compatible. The percent change can be reduced with a series resistor. For further information, consult the related application note.						






# **APPLICATION INFORMATION**

# ADJUSTING THE OUTPUT VOLTAGE

The V<sub>O</sub>Adjust control (pin 4) sets the output voltage of the PTH12020W/L. The adjustment range is from 1.2 V to 5.5V for the W-suffix modules, and 0.8V to 1.8V for L-suffix modules. The adjustment method requires the addition of a single external resistor,  $R_{SET}$ , that must be connected directly between the V<sub>O</sub>Adjust and GND pins<sup>(1)</sup>. Table 1 gives the standard value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides. For other output voltages the value of the required resistor can either be calculated using Equation 1, or simply selected from the range of values given in Table 3. Figure 11 shows the placement of the required resistor.

	PTH12	2020W	PTH12020L		
V <sub>O</sub> (V) (Req'd)	R <sub>SET</sub> (kΩ)	V <sub>O</sub> (V) (Actual)	R <sub>SET</sub> (kΩ)	V <sub>O</sub> (V) (Actual)	
5 V	0.280	5.009	N/A	N/A	
3.3 V	2.0	3.294	N/A	N/A	
2.5 V	4.32	2.503	N/A	N/A	
2 V	8.06	2.010	N/A	N/A	
1.8 V	11.5	1.801	0.130	1.800	
1.5 V	24.3	1.506	3.57	1.499	
1.2 V	Open	1.200	12.1	1.201	
1.1 V	N/A	N/A	18.7	1.101	
1.0 V	N/A	N/A	32.4	0.999	
0.9 V	N/A	N/A	71.5	0.901	
0.8 V	N/A	N/A	Open	0.800	



- (1) Use a 0.05-W, 1% tolerance with temperature stability of 100 ppm/°C (or better) for Rset. Place the resistor directly between pins 4 and 7 using dedicated PCB traces.
- (2) Never connect capacitors from  $V_0$ Adjust to either GND or  $V_0$ . Any capacitance added to the  $V_0$ Adjust pin will affect the stability of the regulator.

## Figure 11. V<sub>o</sub> Adjust Resistor Placement

Use Equation 1 to calculate the adjust resistor value. See Table 2 for parameters, R<sub>s</sub> and V<sub>min</sub>.

### **Equation 1. Output Voltage Adjust**

$$R_{set} = 10 \text{ k}\Omega \times \frac{0.8 \text{ V}}{\text{V}_{out} - \text{V}_{min}} - R_{s} \text{ k}\Omega$$
(1)

Table 2. Adjust	Equation	Parameters
-----------------	----------	------------

PARAMETER	PTH12020W	PTH12020L
V <sub>(MIN)</sub>	1.2 V	0.8 V
R <sub>S</sub>	1.82 kΩ	7.87 kΩ



	PTH12	PTH12020L				
V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	V <sub>OUT</sub>	R <sub>SET</sub> (kΩ)	
1.200	Open	2.70	3.51	0.800	Open	
1.225	318.0	2.75	3.34	0.825	312.0	
1.250	158.0	2.80	3.18	0.850	152.0	
1.275	105.0	2.85	3.03	0.875	98.8	
1.300	78.2	2.90	2.89	0.900	72.1	
1.325	67.2	2.95	2.75	0.925	56.1	
1.350	51.5	3.00	2.62	0.950	45.5	
1.375	43.9	3.05	2.50	0.975	37.8	
1.400	38.2	3.10	2.39	1.000	32.1	
1.425	33.7	3.15	2.28	1.025	27.7	
1.450	30.2	3.20	2.18	1.050	24.1	
1.475	27.3	3.25	2.08	1.075	21.2	
1.50	24.8	3.30	1.99	1.100	18.8	
1.55	21.0	3.35	1.90	1.125	16.7	
1.60	18.2	3.40	1.82	1.150	15.0	
1.65	16.0	3.50	1.66	1.175	13.5	
1.70	14.2	3.60	1.51	1.200	12.1	
1.75	12.7	3.70	1.38	1.225	11.0	
1.80	11.5	3.80	1.26	1.250	9.91	
1.85	10.5	3.90	1.14	1.275	8.97	
1.90	9.61	4.00	1.04	1.300	8.13	
1.95	8.85	4.10	0.939	1.325	7.37	
2.00	8.18	4.20	0.847	1.350	6.68	
2.05	7.59	4.30	0.761	1.375	6.04	
2.10	7.07	4.40	0.680	1.400	5.46	
2.15	6.60	4.50	0.604	1.425	4.93	
2.20	6.18	4.60	0.533	1.450	4.44	
2.25	5.80	4.70	0.466	1.475	3.98	
2.30	5.45	4.80	0.402	1.50	3.56	
2.35	5.14	4.90	0.342	1.55	2.8	
2.40	4.85	5.00	0.285	1.60	2.13	
2.45	4.58	5.10	0.231	1.65	1.54	
2.50	4.33	5.20	0.180	1.70	1.02	
2.55	4.11	5.30	0.131	1.75	0.551	
2.60	3.89	5.40	0.085	1.80	0.130	
2.65	3.70	5.50	0.041			

# Table 3. Output Voltage Set-Point Resistor Values



# Capacitor Recommendations for the PTH12020 Series of Power Modules

### **Input Capacitor**

The recommended input capacitance is determined by the 560  $\mu$ F minimum capacitance and 800 mArms minimum ripple current rating.

Ripple current, less than 100 m $\Omega$  equivalent series resistance (ESR), and temperature are major considerations when selecting input capacitors. Unlike polymer-tantalum capacitors, regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2x(maximum DC voltage + AC ripple). This is standard practice to ensure reliability. There were no tantalum capacitors, with sufficient voltage rating, found to meet this requirement. When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications Os-Con, polymer-tantalum, and polymer-aluminum types should be considered.

Adding a 10-µF ceramic capacitor to the input will reduce the ripple current reflected into the input source.

### **Output Capacitors (Optional)**

For applications with load transients, the regulator response will benefit from external output capacitance. The recommended output capacitance of 330  $\mu$ F will allow the module to meet its transient response specification (see product data sheet). For most applications, a high quality computer-grade aluminum electrolytic capacitor is adequate. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C. For operation below 0°C, tantalum, ceramic, or Os-Con type capacitors are recommended. When using one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than 4 m $\Omega$  (7 m $\Omega$  using the manufacturer's maximum ESR for a single capacitor). A list of preferred low-ESR type capacitors are identified in Table 4.

### **Ceramic Capacitor**

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output. When used on the output their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed 300  $\mu$ F. Also, to prevent the formation of local resonances, do not place more than five identical ceramic capacitors in parallel with values of 10  $\mu$ F or greater.

### Tantalum Capacitors

Tantalum type capacitors can only be used on the output bus, and are recommended for applications where the ambient operating temperature can be less than 0°C. The AVX TPS, Sprague 593D/594/595 and Kemet T495/T510 capacitor series are suggested over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution many general purpose tantalum capacitors have considerably higher ESR, reduced power dissipation and lower ripple current capability. These capacitors are also less reliable as they have reduced power dissipation and surge current ratings. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

When specifying Os-con and polymer tantalum capacitors for the output, the minimum ESR limit will be encountered well before the maximum capacitance value is reached.

### Capacitor Table

Table 4 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.



# PTH12020W/L

SLTS208I-MAY 2003-REVISED MARCH 2009

## Table 4. Input/Output Capacitors<sup>(1)</sup>

			Capacitor Ch	naracteristics	Qu	antity		
CapacitorVendor, Type/Series (Style)	Working Voltage (V)	Value (µF)	Max ESR at 100 kHz (Ω)	Max Ripple Current at 85°C (I <sub>RMS</sub> ) (mA)	Physical Size (mm)	Input Bus	Optional Output Bus	Vendor Part Number
Panasonic, Aluminum	25	330	0.090	775	10×12.5	2	1	EEUFC1E331
FC (Radial)	25	560	0.065	1205	12.5×15	1	1	EEUFC1E561S
FK (SMD)	25	1,000	0.060	1100	12.5×13.5	1	1	EEVFK1E102Q
FK (SMD)	35	680	0.060	1100	12.5×13.5	1	1	EEVFK1V681Q
United Chemi-Con								
LXZ, Aluminum (Radial)	16	330	0.090	760	10×12.5	2	1	LXZ25VB331M10X12LL
LXZ, Aluminum (Radial)	25	680	0.068	1050	10×16	1	1	LXZ16VB681M10X16LL
PS, Poly-Aluminum (Radial)	16	330	0.014	5060	10×12.5	2	≤2	16PS330MJ12
PXA, Poly-Aluminum (SMD)	16	330	0.014	5050	10×12.2	2	≤2	PXA16VC331MJ12TP
Nichicon, Aluminum (PM)	25	560	0.060	1060	12.5×15	1	1	UPM1E561MHH6
HD (Radial)	16	680	0.038	1430	10×16	1	1	UHD1C681MHR
PM (Radial)	35	560	0.048	1360	16×15	1	1	UPM1V561MHH6
Panasonic, Poly-Aluminum								
S/SE (SMD)	6.3	180	0.005	4000	7.3×4.3×4.2	N/R <sup>(2)</sup>	≤1	EEFSE0J181R (V₀≤5.1V)
Samyo								
TP, Poscap	10	330	0.025	3000	7.3×4.3x3.8	N/R <sup>(2)</sup>	≤4	10TPE330M
SEQP, Os-Con	16	330	0.018	>3500	10×10.5	2 <sup>(3)</sup>	≤3	16SP270M
SVP, Os-Con (SMD)	16	330	0.016	4700	11×12	2	≤3	16SVP330M
AVX, Tantalum, Series III	10	470	0.045	>1723	7.3×5.7×4.1	N/R <sup>(2)</sup>	≤5	TPSE477M010R0045 (V₀≤5.1V)
TPS (SMD)	10	330	0.045	>1723	7.3×5.7×4.1	N/R <sup>(2)</sup>	≤5	TPSE337M010R0045 (V₀≤5.1V)
Kemet (SMD)								
T520, Poly-Tant	10	330	0.040	1800	7.3x4.3×4.0	N/R <sup>(2)</sup>	≤5	T520X337M010AS
T530, Poly-Tant/Organic	10	330	0.010	>3800	7.3x4.3×4.0	N/R <sup>(2)</sup>	≤1	T530X337M010ASE010
	6.3	470	0.010	4200	7.3x4.3×4.0	N/R <sup>(2)</sup>	≤1	T530X477M006ASE010(V₀≤5.1V)
Vishay-Sprague								
595D, Tantalum (SMD)	10	470	0.100	1440 mA	7.2×6×4.1	N/R <sup>(2)</sup>	≤5	595D477X0010R2T(V₀≤5.1V)
94SA, Os-con (Radial)	16	1,000	0.015	9740	16×25	2	≤2	94SA108X0016HBP
94SVP	16	330	0.017	4580	10 × 12,7	2	≤2	94SVP337X0016F12
Kemet, Ceramic X5R (SMD)	16	10	0.002	_	1210 case	1 <sup>(4)</sup>	≤5	C1210C106M4PAC
	6.3	47	0.002		3225 mm	N/R <sup>(2)</sup>	_≎ ≤5	C1210C476K9PAC
Murata, Ceramic X5R (SMD)	6.3	100	0.002		1210 case	N/R <sup>(2)</sup>	≤3	GRM32ER60J107M
	16	47	0.002		3225	1 <sup>(4)</sup>	_5 ≤5	GRM32ER61C476K
	16	22			<u>SLL</u>	1 <sup>(4)</sup>	_3 ≤5	GRM32ER61C226K
	16	10				1 <sup>(4)</sup>	5 ≤5	GRM32DR61C106K
TDK, Ceramic X5R (SMD)	6.3	100	0.002		1210 case	N/R <sup>(2)</sup>	 ≤3	C3225X5R0J107MT
		47	0.002	_	3225	N/R <sup>(2)</sup>	≤5	
	6.3 16				3223	N/R <sup>(-)</sup>		C3225X5R0J476MT
	16	22				1 <sup>(4)</sup>	≤5 <5	C3225X5R1C226MT
	16	10				119	≤5	C3225X5R1C106MT

### (1) Capacitor Supplier Verification

1.Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence.

#### **RoHS**, Lead-free and Material Details

2. Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

(2)  $\dot{N/R}$  – Not recommended. The voltage rating does not meet the minimum operating limits.

(3) Total capacitance of 540  $\mu$ F is acceptable based on the combined ripple current rating.

(4) Ceramic capacitors may be used to complement electrolytic types at the input to further reduce high-frequency ripple current.



### **Designing for Very Fast Load Transients**

The transient response of the DC/DC converter has been characterized using a load transient with a di/dt of 1A/µs. The typical voltage deviation for this load transient is given in the data sheet specification table using the optional value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any DC/DC converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases special attention must be paid to the type, value and ESR of the capacitors selected.

If the transient performance requirements exceed that specified in the data sheet, or the total amount of load capacitance is above  $3000 \ \mu\text{F}$ , the selection of output capacitors becomes more important.



# Features of the PTH Family of Non-Isolated Wide Output Adjust Power Modules

## Introduction

The PTH/PTV family of non-isolated, wide-output adjustable power modules are optimized for applications that require a flexible, high performance module that is small in size. Each of these products are POLA<sup>™</sup> compatible. POLA-compatible products are produced by a number of manufacturers, and offer customers advanced, nonisolated modules with the same footprint and form factor. POLA parts are also ensured to be interoperable, thereby, providing customers with second-source availability.

From the basic, *Just Plug it In* functionality of the 6-A modules, to the 30-A rated feature-rich PTHxx030, these products were designed to be very flexible, yet simple to use. The features vary with each product. Table 5 provides a quick reference to the features by product series and input bus voltage.

		•				•		0		
Series	Input Bus (V)	I <sub>O</sub> (A)	Adjust (Trim)	On/Off Inhibit	Over- Current	Prebias Startup	Auto- Track™	Margin Up/Down	Output Sense	Thermal Shutdown
	3.3	6	•	•	•	•	•			
PTHxx050	5	6	•	•	•	•	•			
	12	6	•	•	•	•	•			
PTHxx060	3.3 / 5	10	•	•	•	•	•	•	•	
	12	10	•	•	•	•	•	•	•	
DTUber040	3.3 / 5	15	•	•	•	•	•	•	•	
PTHxx010	12	12	•	•	•	•	•	•	•	
	5	8	•	•	•	•	•			
PTVxx010	12	8	•	•	•	•	•			
PTHxx020	3.3 / 5	22	•	•	•	•	•	•	•	•
PTHXX020	12	18	•	•	•	•	•	•	•	•
	5	18	•	•	•	•	•		•	•
PTVxx020	12	16	•	•	•	•	•		•	•
	3.3 / 5	30	•	•	•	•	•	•	•	•
PTHxx030	12	26	•	•	•	•	•	•	•	•

Table 5. Operating	a Features by	/ Series and	Input Bus Voltage	

For simple point-of-use applications, the PTH12050 (6A) provides operating features such as an on/off inhibit, output voltage trim, prebias start-up and overcurrent protection. The PTH12060 (10A), and PTH12010 (12A) include an output voltage sense, and margin up/down controls. Then the higher output current, PTH12020 (18A) and PTH12030 (26A) products incorporate overtemperature shutdown protection.

The PTV12010 and PTV12020 are similar parts offered in a vertical, single in-line pin (SIP) profile, at slightly lower current ratings.

All of the products referenced in Table 5 include Auto-Track<sup>™</sup>. This feature was specifically designed to simplify the task of sequencing the supply voltages in a power system. This and other features are described in the following sections.

SLTS208I-MAY 2003-REVISED MARCH 2009

www.ti.com

# POWER-UP INTO A NON-PREBIASED OUTPUT — AUTO-TRACK™ FUNCTION

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320<sup>™</sup> DSP family, microprocessors, and ASICs.

## Basic Power-Up using Auto-Track™

For applications requiring output voltage on/off control, each series of the PTH family incorporates the track control pin. The Auto-Track feature should be used instead of the inhibit feature wherever there is a requirement for the output voltage from the regulator to be turned on/off.

Figure 12 shows the typical application for basic start-up. Note the discrete transistor (Q1). The track input has its own internal pull-up to a potential of 5 V to 13.2 V The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor or supply voltage supervisor (TPS3808 or TPS7712) is recommended for control.




Figure 12. Basic Start-up Control Circuit

Turning on Q1 applies a low voltage to the track control pin and disables the output of the module. If Q1 is then turned off, the output ramps immediately to the regulated output voltage. A regulated output voltage is produced within 35 ms. With the initial application of the input source voltage, the track pin must be held low (Q1 turned ON) for at least 40 ms. Figure 13 shows the typical rise in both the output voltage and input current, following the turn off of Q1. The turn off of Q1 corresponds to the rise in the waveform, Q1 Vds. The waveforms were measured with a 10-A constant current load.






Figure 13. Power-Up from Track Control

### NOTE:

If a prebias condition is not present, it is highly recommended that the Track control pin be used for controlled power-up and power-down. If Track control is not used, the output voltage starts up and overshoots by as much as 10%, before settling at the output voltage setpoint.

### How Auto-Track<sup>™</sup> Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin <sup>(1)</sup>. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point <sup>(2)</sup>. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit <sup>(3)</sup>. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

SLTS208I-MAY 2003-REVISED MARCH 2009



www.ti.com

## Typical Auto-Track Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 14.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential through R<sub>TRK</sub> as defined in Figure 14. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 40 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization <sup>(4)</sup>, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 14 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of two 12-V input Auto-Track modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 43 ms after the input voltage has risen above U3's voltage threshold, which is 10.95 V. The 43-ms time period is controlled by the capacitor C3. The value of 3.3  $\mu$ F provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 15 shows the output voltage waveforms from the circuit of Figure 14 after input voltage is applied to the circuit. The waveforms,  $V_01$  and  $V_02$ , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively.  $V_{TRK}$ ,  $V_01$ , and  $V_02$  are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 16. In order for a simultaneous power-down to occur, the track inputs must be pulled low before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that a valid input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the maximum output capacitance and the Auto-Track slew rate. If the *Track* pin is pulled low at a slew rate greater than 1 V/ms, the discharge of the output capacitors will induce large currents which could exceed the peak current rating of the module. This will result in a reduction in the maximum allowable output capacitance as listed in the Electrical Characteristics table. When controlling the *Track* pin of the PTH12060W using a voltage supervisor IC, the slew rate is increased, therefore  $C_0$ max is reduced to 2200 µF.

### Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V<sub>I</sub>.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 40 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V<sub>I</sub>). When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied.









Figure 14. Sequenced Power Up and Power Down Using Auto-Track



SLTS208I-MAY 2003-REVISED MARCH 2009

## TEXAS INSTRUMENTS

www.ti.com

## POWER-UP INTO A PREBIASED OUTPUT — START-UP USING INHIBIT CONTROL

The capability to start up into an output prebias condition is now available to all the 12-V input, PTH series of power modules. (Note that this is a feature enhancement for the many of the W-suffix products)<sup>[1]</sup>.

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes, sometimes used as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, such modules can sink as well as source output current. The 12-V input PTH modules all incorporate synchronous rectifiers, but does not sink current during startup, or whenever the Inhibit pin is held low.

## **Conditions for Prebias Holdoff**


In order for the module to allow an output prebias voltage to exist (and not sink current), certain conditions must be maintained. The module holds off a prebias voltage when the Inhibit pin is held low, and whenever the output is allowed to rise under soft-start control. Power up under soft-start control occurs upon the removal of the ground signal to the Inhibit pin (with input voltage applied), or when input power is applied with Auto-Track disabled <sup>[2]</sup>. To further ensure that the regulator doesn't sink output current, (even with a ground signal applied to its Inhibit), the input voltage must always be greater than the applied prebias source. This condition must exist throughout the power-up sequence <sup>[3]</sup>.

The soft-start period is complete when the output begins rising above the prebias voltage. Once it is complete the module functions as normal, and sinks current if a voltage higher than the nominal regulation value is applied to its output.

Note: If a prebias condition is not present, the soft-start period is complete when the output voltage has risen to either the set-point voltage, or the voltage applied at the module's Track control pin, whichever is lowest. to its output.

### **Prebias Demonstration Circuit**

Figure 17 shows the startup waveforms for the demonstration circuit shown in Figure 18. The initial rise in  $V_02$  is the prebias voltage, which is passed from the VCCIO to the VCORE voltage rail through the ASIC. Note that the output current from the PTH12010L module ( $I_02$ ) is negligible until its output voltage rises above the applied prebias.



Copyright © 2003–2009, Texas Instruments Incorporated






Figure 18. Application Circuit Demonstrating Prebias Startup

## Notes:

- 1. Output prebias holdoff is an inherent feature to all PTH120x0L and PTV120x0W/L modules. It has now been incorporated into all modules (including W-suffix modules with part numbers of the form PTH120x0W), with a production lot date code of 0423 or later.
- 2. The prebias start-up feature is not compatible with Auto-Track. If the rise in the output is limited by the voltage applied to the Track control pin, the output sinks current during the period that the track control voltage is below that of the back-feeding source. For this reason, it is recommended that Auto-Track be disabled when not being used. This is accomplished by connecting the Track pin to the input voltage, V<sub>I</sub>. This raises the Track pin voltage well above the set-point voltage prior to the module's start up, thereby, defeating the Auto-Track feature.
- 3. To further ensure that the regulator's output does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the applied prebias source. This condition must exist *throughout* the power-up sequence of the power system.

## PTH12020W/L SLTS208I-MAY 2003-REVISED MARCH 2009



www.ti.com

### Remote Sense

Products with this feature incorporate an output voltage sense pin,  $V_0$  Sense. A remote sense improves the load regulation performance of the module by allowing it to compensate for any *IR* voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance.

To use this feature simply connect the  $V_0$  Sense pin to the  $V_0$  node, close to the load circuit (see data sheet standard application circuit). If a sense pin is left open-circuit, an internal low-value resistor (15- $\Omega$  or less) connected between the pin and the output node, ensures the output remains in regulation.

With the sense pin connected, the difference between the voltage measured directly between the  $V_O$  and GND pins, and that measured from  $V_O$  Sense to GND, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V.

Note: The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

### **Overcurrent Protection**

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby, the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

### **Overtemperature Protection (OTP)**

The PTH12020, PTV12020, and PTH12030 products have overtemperature protection. These products have an on-board temperature sensor that protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

Note: The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and will reduce the long-term reliability of the module. Always operate the regulator within the specified Safe Operating Area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

Copyright © 2003–2009, Texas Instruments Incorporated



### Margin Up/Down Controls

The PTH12060, PTH12010, PTH12020, and PTH12030 products incorporate Margin Up and Margin Down control inputs. These controls allow the output voltage to be momentarily adjusted <sup>[1]</sup>, either up or down, by a nominal 5%. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. The ±5% change is applied to the adjusted output voltage, as set by the external resistor,  $R_{SET}$  at the V<sub>O</sub> Adjust pin.

The 5% adjustment is made by pulling the appropriate margin control input directly to the GND terminal <sup>[2]</sup>. A low-leakage, open-drain device, such as an n-channel MOSFET or p-channel JFET is recommended for this purpose <sup>[3]</sup>. Adjustments of less than 5% can also be accommodated by adding series resistors to the control inputs. The value of the resistor can be selected from Table 6, or calculated using Equation 2.

### Margin Up/Down Adjust Resistance Calculation

To reduce the margin adjustment to a value less than 5%, series resistors are required (See  $R_D$  and  $R_U$  in Figure 19). For the same amount of adjustment, the resistor value calculated for  $R_U$  and  $R_D$  is the same. The formula is as follows.

$$R_U \text{ or } R_D = \frac{499}{\Delta \%} - 99.8 \text{ k}\Omega$$


(2)

Where  $\Delta$ % = The desired amount of margin adjust in percent.

## Notes:

- 1. The Margin Up and Margin Down controls were not intended to be activated simultaneously. If they are activated simultaneously, the affect on the output voltage may not completely cancel, resulting in the possibility of a slightly higher error in the output voltage set point.
- 2. The ground reference should be a direct connection to the module GND. This produces a more accurate adjustment at the load circuit terminals. The transistors Q1 and Q2 should be located close to the regulator.
- 3. The Margin Up and Margin Down control inputs are not compatible with devices that source voltage. This includes TTL logic. These are analog inputs and should only be controlled with a true open-drain device (preferably a discrete MOSFET transistor). The device selected should have low off-state leakage current. Each input sources 8 μA when grounded, and has an open-circuit voltage of 0.8 V.


### Table 6. Margin Up/Down Resistor Values





SLTS208I-MAY 2003-REVISED MARCH 2009

## TAPE AND REEL SPECIFICATIONS



TEXAS INSTRUMENTS

www.ti.com



19-Dec-2019

# PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTH12020LAH	ACTIVE	Through- Hole Module	EUK	10	20	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTH12020LAS	ACTIVE	Surface Mount Module	EUL	10	20	Non-RoHS & non-Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH12020LAST	ACTIVE	Surface Mount Module	EUL	10	200	Non-RoHS & non-Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH12020LAZ	ACTIVE	Surface Mount Module	EUL	10	20	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH12020LAZT	ACTIVE	Surface Mount Module	EUL	10	200	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH12020WAD	ACTIVE	Through- Hole Module	EUK	10	20	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTH12020WAH	ACTIVE	Through- Hole Module	EUK	10	20	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTH12020WAS	ACTIVE	Surface Mount Module	EUL	10	20	Non-RoHS & non-Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH12020WAST	ACTIVE	Surface Mount Module	EUL	10	200	Non-RoHS & non-Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTH12020WAZ	ACTIVE	Surface Mount Module	EUL	10	20	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTH12020WAZT	ACTIVE	Surface Mount Module	EUL	10	200	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



19-Dec-2019

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




- D.
- E.
- F. Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate
  - Solder Ball See product data sheet.
- J. Dimension prior to reflow solder.





DOUBLE SIDED MODULE



E. Recommended keep out area for user components.

TEXAS INSTRUMENTS www.ti.com

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated