





Sample &







Reference Design

INA203, INA204, INA205

SBOS393E - MARCH 2007 - REVISED NOVEMBER 2015

# **INA20x Unidirectional Measurement Current-Shunt Monitor With Dual Comparators**

#### 1 Features

- **Complete Current Sense Solution**
- Three Gain Options Available:
  - INA203 = 20 V/V
  - INA204 = 50 V/V
  - INA205 = 100 V/V
- **Dual Comparators:** 
  - Comparator 1 With Latch
  - Comparator 2 With Optional Delay
- Common-Mode Range: -16 V to 80 V
- High Accuracy: 3.5% (Maximum) Over Temperature
- Bandwidth: 500 kHz
- Quiescent Current: 1.8 mA
- Packages: SO-14, TSSOP-14, VSSOP-10

#### Applications 2

- Notebook Computers
- **Cell Phones**
- **Telecom Equipment**
- Automotive
- **Power Management**
- **Battery Chargers**
- Welding Equipment

## 3 Description

The INA203, INA204, and INA205 are a family of unidirectional current-shunt monitors with voltage output, dual comparators, and voltage reference. The INA203, INA204, and INA205 can sense drops across shunts at common-mode voltages from -16 V to 80 V. The INA203, INA204, and INA205 are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth.


The INA203, INA204, and INA205 also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output.

The INA203, INA204, and INA205 operate from a single 2.7-V to 18-V supply. They are specified over the extended operating temperature range of -40°C to 125°C.

### Device Information <sup>(1)</sup>

_							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
INA203, INA204, INA205	SOIC (14)	8.65 mm × 3.91 mm					
	VSSOP (10)	3.00 mm × 3.00 mm					
	TSSOP (14)	5.00 mm × 4.40 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics: Current-Shunt Monitor 6
	7.6	Electrical Characteristics: Comparator7
	7.7	Electrical Characteristics: Reference 9
	7.8	Electrical Characteristics: General9
	7.9	Typical Characteristics 10
8	Deta	ailed Description 14
	8.1	Overview 14

	8.2	Functional Block Diagrams	14
	8.3	Feature Description	14
	8.4	Device Functional Modes	18
9	App	lication and Implementation	22
	9.1	Application Information	22
	9.2	Typical Application	22
10	Pow	er Supply Recommendations	24
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Related Links	25
	12.2	Community Resources	25
	12.3	Trademarks	25
	12.4	Electrostatic Discharge Caution	25
	12.5	Glossary	25
13		hanical, Packaging, and Orderable	
	Infor	mation	25

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	anges from Revision D (May 2009) to Revision E       Page         Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section       1         Moved thermal values from Electrical Characteristics: General to Thermal Information table. Removed duplicate       1			
•	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	1		
•	Moved thermal values from <i>Electrical Characteristics: General</i> to <i>Thermal Information</i> table. Removed duplicate storage temperature parameter.	9		
с	hanges from Revision C (October 2007) to Revision D	Page		

## 



## 5 Device Comparison


### Table 1. Device Gain


DEVICE	GAIN
INA203	20 V/V
INA204	50 V/V
INA205	100 V/V

#### **Table 2. Related Products**

FEATURES	PRODUCT
Variant of INA203–INA205 Comparator 2 polarity	INA206–INA208
Current-shunt monitor with single Comparator and V <sub>REF</sub>	INA200–INA202
Current-shunt monitor only	INA193–INA198
Current-shunt monitor with split stages for filter options	INA270–INA271

## 6 Pin Configuration and Functions





#### **Pin Functions**

	PIN				
NAME	SOIC, TSSOP	VSSOP	I/O	DESCRIPTION	
Vs	1	1	I	Power Supply	
OUT	2	2	0	Output voltage	
CMP1 IN-/0.6 V Ref	3	_	I	Comparator 1 negative input, can be used to override the internal 0.6-V reference	
CMP1 IN+	4	3	I	Comparator 1 positive input	
CMP2 IN+	5	—	I	Comparator 2 positive input	
CMP2 IN-	—	4	I	Comparator 2 negative input	
CMP2 IN-/0.6- V Ref	6	—	I	Comparator 2 negative input, can be used to override the internal 0.6-V reference	
GND	7	5	I	Ground	
CMP1 RESET	8	6	I	Comparator 1 ouput reset, active low	
CMP2 DELAY	9	—	I	Connect an optional capacitor to adjust comparator 2 delay	
CMP2 OUT	10	7	0	Comparator 2 output	
CMP1 OUT	11	8	0	Comparator 1 output	
1.2-V REF OUT	12	_	0	1.2-V reference output	
VIN-	13	9	I	Connect to shunt low side	
VIN+	14	10	I	Connect to shunt high side	

Submit Documentation Feedback

4



## 7 Specifications

## 7.1 Absolute Maximum Ratings

See (1)

		MIN	МАХ	UNIT
Inputs, V <sub>IN+</sub> and V <sub>IN-</sub> Common-Mode Comparator Analog Input and Reset Pins Analog Output, Out Pin			18	V
Current-Shunt Monitor Analog	Differential (V <sub>IN+</sub> ) – (V <sub>IN</sub> )	-18	18	V
Inputs, $V_{IN+}$ and $V_{IN-}$	Common-Mode	-16	18         V           -18         18         V	
Comparator Analog Input and Re	eset Pins	GND – 0.3	(Vs) + 0.3	V
Analog Output, Out Pin		GND – 0.3	(Vs) + 0.3	V
Comparator Output, Out Pin		GND – 0.3	18	V
V <sub>REF</sub> and CMP2 Delay Pin		GND – 0.3	10	V
Input Current Into Any Pin			5	mA
Operating Temperature		-55	150	°C
Junction Temperature		-65	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Vcm Common-mode input voltage	-16	12	80	V
Vs Operating supply voltage	2.7	12	18	V
T <sub>A</sub> Operating free-air temperature	-40	25	125	So

### 7.4 Thermal Information

			INA20x			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGS (VSSOP)	PW (TSSOP)	UNIT	
		14 PINS	10 PINS	14 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	84.9	161.3	112.6	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	44	36.8	37.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	39.4	82.3	55.4	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	10.3	1.3	2.7	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	39.1	80.8	54.7	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	150	200	150	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

SBOS393E - MARCH 2007 - REVISED NOVEMBER 2015

#### TEXAS INSTRUMENTS

www.ti.com

## 7.5 Electrical Characteristics: Current-Shunt Monitor

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.

PARAMETER	PARAMETER TEST CONDITIONS MIN TYP MAX		MAX	UNIT			
INPUT							
Full-Scale Sense Input Voltage	/ <sub>SENSE</sub>	$V_{SENSE} = V_{IN+} - V_{IN-}$			0.15	(V <sub>S</sub> – 0.25)/Gain	V
Common-Mode Input Nange	/ <sub>CM</sub>		T <sub>A</sub> = −40°C to 125°C	-16		80	V
Common-Mode Rejection Ratio	CMRR	$V_{CM}$ = -16 V to 80 V		80	100		dB
Over Temperature		$V_{CM}$ = 12 V to 80 V	T <sub>A</sub> = −40°C to 125°C	100	123		dB
Offset Voltage, RTI (1)	/ <sub>OS</sub>				±0.5	±2.5	mV
25°C to 125°C						±3	mV
-40°C to 25°C						±3.5	mV
vs Temperature	dV <sub>OS</sub> /dT	T <sub>MIN</sub> to T <sub>MAX</sub>	$T_A = -40$ °C to 125°C		5		µV/°C
vs Power Supply F	PSR	V <sub>OUT</sub> = 2 V, V <sub>CM</sub> = 18 V, 2.7 V	T <sub>A</sub> = −40°C to 125°C		2.5	100	μV/V
Input Bias Current, V <sub>IN-</sub> Pin	в		T <sub>A</sub> = −40°C to 125°C		±9	±16	μA
OUTPUT ( $V_{SENSE} \ge 20 \text{ mV}$ )	)						
Gain: C	3						
INA203					20		V/V
INA204					50		V/V
INA205					100		V/V
Gain Error		V <sub>SENSE</sub> = 20 mV to 10	0 mV		±0.2%	±1%	
Over Temperature		V <sub>SENSE</sub> = 20 mV to 100 mV	$T_A = -40$ °C to 125°C			±2%	
Total Output Error <sup>(2)</sup>		$V_{SENSE}$ = 120 mV, $V_{S}$ = 16 V			±0.75%	±2.2%	
Over Temperature		$V_{SENSE}$ = 120 mV, $V_{S}$ = 16 V	T <sub>A</sub> = -40°C to 125°C			±3.5%	
Nonlinearity Error (3)		V <sub>SENSE</sub> = 20 mV to 10	0 mV		±0.002%		
Output Impedance, Pin 2 F	२ <sub>०</sub>				1.5		Ω
Maximum Capacitive Load		No Sustained Oscillation			10		nF
OUTPUT (V <sub>SENSE</sub> < 20 mV)	(4)						
INA203, INA204, INA205		$-16 \text{ V} \le \text{V}_{\text{CM}} < 0 \text{ V}$			300		mV
INA203		$0 V \le V_{CM} \le V_S, V_S = $	5 V			0.4	V
INA204		$0 V \le V_{CM} \le V_S, V_S = $	5 V			1	V
INA205		$0 \lor \leq \lor_{CM} \leq \lor_{S}, \lor_{S} = 5 \lor$				2	V
INA203, INA204, INA205		$V_{\rm S} < V_{\rm CM} \le 80 \text{ V}$			300		mV
VOLTAGE OUTPUT <sup>(5)</sup>						U	
Output Swing to the Positive	e Rail	V <sub>IN-</sub> = 11 V, V <sub>IN+</sub> = 12 V	T <sub>A</sub> = −40°C to 125°C		(Vs) – 0.15	(Vs) – 0.25	V
Output Swing to GND <sup>(6)</sup>		V <sub>IN-</sub> = 0 V, V <sub>IN+</sub> = -0.5 V	$T_A = -40$ °C to 125°C	(\	′ <sub>GND</sub> ) + 0.004	(V <sub>GND</sub> ) + 0.05	V

(1) Offset is extrapolated from measurements of the output at 20 mV and 100 mV V<sub>SENSE</sub>.

(2) Total output error includes effects of gain error and  $V_{OS}$ .

(3) Linearity is best fit to a straight line.

(5) See Typical Characteristic curve Positive Output Voltage Swing vs Output Current (Figure 8).

(6) Specified by design; not production tested.

6 Submit Documentation Feedback

<sup>(4)</sup> For details on this region of operation, see the Accuracy Variations as a Result Of V<sub>SENSE</sub> and Common-Mode Voltage section in the Application and Implementation.



#### **Electrical Characteristics: Current-Shunt Monitor (continued)**

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
FREQUENCY RESPONSE					
Bandwidth: E	3W				
INA203	C <sub>LOAD</sub> = 5 pF		500		kHz
INA204	C <sub>LOAD</sub> = 5 pF		300		kHz
INA205	C <sub>LOAD</sub> = 5 pF		200		kHz
Phase Margin	C <sub>LOAD</sub> < 10 nF		40		
Slew Rate S	SR		1		V/µs
Settling Time (1%)	$V_{SENSE}$ = 10 mV <sub>PP</sub> to 100 mV <sub>PP</sub> , C <sub>LOAD</sub> = 5 pF		2		μs
NOISE, RTI					
Output Voltage Noise Densit	у		40		nV/√Hz

### 7.6 Electrical Characteristics: Comparator

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND, and  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
OFFSET VOLTAGE						
Offset Voltage	Comparator Comm Voltage	Comparator Common-Mode Voltage = Threshold Voltage		2		mV
Offset Voltage Drift, Comparator 1		$T_A = -40^{\circ}C$ to $125^{\circ}C$		±2		µV/°C
Offset Voltage Drift, Comparator 2		$T_A = -40^{\circ}C$ to $125^{\circ}C$		5.4		µV/°C
Threshold	T <sub>A</sub> = 25°C		590	608	620	mV
Over Temperature		$T_A = -40^{\circ}C$ to $125^{\circ}C$	586		625	mV
Hysteresis <sup>(1)</sup> , CMP1	$T_{A} = -40^{\circ}C$ to 85°C	C		-8		mV
Hysteresis <sup>(1)</sup> , CMP2	$T_{A} = -40^{\circ}C$ to 85°C	C		8		mV
INPUT BIAS CURRENT <sup>(2)</sup>						
CMP1 IN+, CMP2 IN+				0.005	10	nA
vs Temperature		$T_A = -40^{\circ}C$ to $125^{\circ}C$			15	nA
INPUT IMPEDANCE						
Pins 3 and 6 (14-pin packages only)				10		kΩ
INPUT RANGE	·					
CMP1 IN+ and CMP2 IN+				0 V to $V_{S}{-}1.5$ V		V
Pins 3 and 6 (14-pin packages only) $^{(3)}$				0 V to $V_{S}{-}1.5$ V		V
OUTPUT						
Large-Signal Differential Voltage Gain	CMP V <sub>OUT</sub> 1 V to 4 5 V	4 V, R <sub>L</sub> ≥ 15 kΩ Connected to		200		V/mV
High-Level Output Current	V <sub>ID</sub> = 0.4 V, V <sub>OH</sub> =	Vs		0.0001	1	μA
Low-Level Output Voltage	$V_{ID} = -0.6 \text{ V}, I_{OL} =$	2.35 mA		220	300	mV
RESPONSE TIME <sup>(4)</sup>						

(1) Hysteresis refers to the threshold (the threshold specification applies to a rising edge of a noninverting input) of a falling edge on the noninverting input of the comparator; refer to Figure 1.

(2) Specified by design; not production tested.

Copyright © 2007–2015, Texas Instruments Incorporated

<sup>(3)</sup> See the Comparator Maximum Input Voltage Range section in the Application and Implementation.

<sup>(4)</sup> The comparator response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.


## **Electrical Characteristics: Comparator (continued)**

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND, and  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparator 1	$R_L$ to 5 V, $C_L$ = 15 pF, 100-mV Input Step with 5-mV Overdrive		1.3		μs
Comparator 2	$R_L$ to 5 V, $C_L$ = 15 pF, 100-mV Input Step with 5-mV Overdrive, $C_{DELAY}$ Pin Open		1.3		μs
RESET					
RESET Threshold (5)			1.1		V
Logic Input Impedance			2		MΩ
Minimum RESET Pulse Width			1.5		μs
RESET Propagation Delay			3		μs
Comparator 2 Delay Equation <sup>(6)</sup>		C	$DELAY = t_D/5$		μF
Comparator 2 Delay t <sub>D</sub>	$C_{DELAY} = 0.1 \ \mu F$		0.5		S

(5) The CMP1 RESET input has an internal 2-MΩ (typical) pulldown. Leaving the CMP1 RESET open results in a LOW state, with transparent comparator operation.

(6) The Comparator 2 delay applies to both rising and falling edges of the comparator output.





Copyright © 2007-2015, Texas Instruments Incorporated

### 7.7 Electrical Characteristics: Reference

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND, and  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , unless otherwise noted.

PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE VOLTAGE			·			
1.2-V <sub>REFOUT</sub> Output Voltage	•		1.188	1.2	1.212	V
Reference Drift	dV <sub>OUT</sub> /dT	$T_A = -40^{\circ}C$ to $85^{\circ}C$		40	100	ppm/°C
0.6-V <sub>REF</sub> Output Voltage (Pins 3 and 6 of 14- pin packages only)				0.6		v
Reference Drift	dV <sub>OUT</sub> /dT	$T_A = -40^{\circ}C$ to $85^{\circ}C$		40	100	ppm/°C
LOAD REGULATION	dV <sub>OUT</sub> /dl <sub>LOAD</sub>		·			
Sourcing		0mA < I <sub>SOURCE</sub> < 0.5mA		0.4	2	mV/mA
Sinking		0mA < I <sub>SINK</sub> < 0.5mA		0.4		mV/mA
Load Current	I <sub>LOAD</sub>			1		mA
Line Regulation	dV <sub>OUT</sub> /dV <sub>S</sub>	2.7 V < V <sub>S</sub> < 18 V		30		μV/V
CAPACITIVE LOAD			·			
Reference Output Maximum	Capacitive Load	No Sustained Oscillations		10		nF
OUTPUT IMPEDANCE						
Pins 3 and 6 of 14-Pin Packages Only				10		kΩ

## 7.8 Electrical Characteristics: General

All specifications at  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{pullup} = 5.1$  k $\Omega$  each connected from CMP1 OUT and CMP2 OUT to  $V_S$ , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
Operating power supply V <sub>S</sub>		$T_A = -40^{\circ}C$ to $125^{\circ}C$	2.7		18	V
Quiescent current I <sub>Q</sub>	$V_{OUT} = 2 V$			1.8	2.2	mA
Over temperature	$V_{SENSE} = 0 \text{ mV}$				2.8	mA
Comparator power-on reset threshold <sup>(1)</sup>				1.5		V
TEMPERATURE						
Specified temperature			-40		125	°C
Operating temperature			-55		150	°C

(1) The INA203, INA204, and INA205 are designed to power-up with the comparator in a defined reset state as long as CMP1 RESET is open or grounded. The comparator will be in reset as long as the power supply is below the voltage shown here. The comparator assumes a state based on the comparator input above this supply voltage. If CMP1 RESET is high at power-up, the comparator output comes up high and requires a reset to assume a low state, if appropriate.


INA203, INA204, INA205

SBOS393E-MARCH 2007-REVISED NOVEMBER 2015

STRUMENTS


EXAS

### 7.9 Typical Characteristics






### **Typical Characteristics (continued)**



#### INA203, INA204, INA205 SBOS393E – MARCH 2007 – REVISED NOVEMBER 2015

www.ti.com


## **Typical Characteristics (continued)**



Copyright © 2007-2015, Texas Instruments Incorporated



### **Typical Characteristics (continued)**





## 8 Detailed Description

#### 8.1 Overview

The INA203, INA204, and INA205 are a family of unidirectional current-shunt monitors with voltage output, dual comparators, and voltage reference. The INA203, INA204, and INA205 can sense drops across shunts at common-mode voltages from –16 V to 80 V. The INA203, INA204, and INA205 are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth. The INA203, INA204, and INA205 also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output. The INA203, INA204, and INA205 operate from a single 2.7-V to 18-V supply. They are specified over the extended operating temperature range of –40°C to 125°C.

### 8.2 Functional Block Diagrams




Figure 26. SO-14, TSSOP-14 Functional Block Diagram




Figure 27. VSSOP-10 Functional Block Diagram

### 8.3 Feature Description

#### 8.3.1 Basic Connections

Figure 28 shows the basic connections of the INA203, INA204, and INA205. The input pins,  $V_{IN+}$  and  $V_{IN-}$ , should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.



#### **Feature Description (continued)**




Figure 28. INA20x Basic Connection

#### 8.3.2 Selecting R<sub>SHUNT</sub>

The value chosen for the shunt resistor,  $R_{SHUNT}$ , depends on the application and is a compromise between smallsignal accuracy and maximum permissible voltage loss in the measurement line. High values of  $R_{SHUNT}$  provide better accuracy at lower currents by minimizing the effects of offset, while low values of  $R_{SHUNT}$  minimize voltage loss in the supply line. For most applications, best performance is attained with an  $R_{SHUNT}$  value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is ( $V_{SHUNT} - 0.25$ ) / Gain.

#### 8.3.3 Comparator

The INA203, INA204, and INA205 devices incorporate two open-drain comparators. These comparators typically have 2 mV of offset and a 1.3-µs (typical) response time. The output of Comparator 1 latches and is reset through the CMP1 RESET pin, as shown in Figure 30. This configuration applies to both the 10- and 14-pin versions. Figure 29 illustrates the comparator delay.

The 14-pin versions of the INA203, INA204, and INA205 devices include additional features for comparator functions. The comparator reference voltage of both Comparator 1 and Comparator 2 can be overridden by external inputs for increased design flexibility. Comparator 2 has a programmable delay.

#### 8.3.4 Comparator Delay (14-Pin Version Only)


The Comparator 2 programmable delay is controlled by a capacitor connected to the CMP2 Delay Pin; see Figure 28. The capacitor value (in  $\mu$ F) is selected by using Equation 1:


$$C_{DELAY}$$
 (in  $\mu F$ ) =  $\frac{t_D}{5}$ 

(1)

A simplified version of the delay circuit for Comparator 2 is shown in Figure 29. The delay comparator consists of two comparator stages with the delay between them. I1 and I2 cannot be turned on simultaneously; I1 corresponds to a U1 low output and I2 corresponds to a U1 high output. Using an initial assumption that the U1 output is low, I1 is on, then U2 +IN is zero. If U1 goes high, I2 supplies 120 nA to  $C_{DELAY}$ . The voltage at U2 +IN begins to ramp toward a 0.6-V threshold. When the voltage crosses this threshold, the U2 output goes high while the voltage at U2 +IN continues to ramp up to a maximum of 1.2 V when given sufficient time (twice the value of the delay specified for  $C_{DELAY}$ ). This entire sequence is reversed when the comparator outputs go low, so that returning to low exhibits the same delay.

### Feature Description (continued)








Figure 30. Comparator Latching Capability

Take care to note what will happen if events occur more rapidly than the delay timeout; for example, when the U1 output goes high (turning on I2), but returns low (turning I1 back on) prior to reaching the 0.6-V transition for U2. The voltage at U2 +IN ramps back down at a rate determined by the value of  $C_{DELAY}$ , and only returns to zero if given sufficient time.


In essence, when analyzing Comparator 2 for behavior with events more rapid than its delay setting, use the model shown in Figure 29.

#### 8.3.5 Comparator Maximum Input Voltage Range

The maximum voltage at the comparator input for normal operation is up to (Vs) - 1.5 V. There are special considerations when overdriving the reference inputs (pins 3 and 6). Driving either or both inputs high enough to drive 1 mA back into the reference introduces errors into the reference. Figure 31 shows the basic input structure. A general guideline is to limit the voltage on both inputs to a total of 20 V. The exact limit depends on the available voltage and whether either or both inputs are subject to the large voltage. When making this determination, consider the 20 k $\Omega$  from each input back to the comparator. Figure 32 shows the maximum input voltage that avoids creating a reference error when driving both inputs (an equivalent resistance back into the reference of 10 k $\Omega$ ).



### Feature Description (continued)









Figure 32. Overdriving Comparator Inputs Without Generating a Reference Error



NOTE: (1) Warning at half current (with optional delay). Overlimit latches when Polyswitch opens.

Figure 33. Polyswitch Warning and Fault Detection Circuit

### Feature Description (continued)




Figure 34. Lead-Acid Battery Protection Circuit

## 8.4 Device Functional Modes

### 8.4.1 Input Filtering

An obvious and straightforward location for filtering is at the output of the INA203, INA204, and INA205 series; however, this location negates the advantage of the low output impedance of the internal buffer. The only other option for filtering is at the input pins of the INA203, INA204, and INA205, which is complicated by the internal 5 k $\Omega$  + 30% input impedance; this configuration is illustrated in Figure 35. Using the lowest possible resistor values minimizes both the initial shift in gain and effects of tolerance. Use Equation 2 to calculate the effect on initial gain.

Gain Error % = 100 - 
$$\left(100 \times \frac{5k\Omega}{5k\Omega + R_{FILT}}\right)$$
 (2)

Total effect on gain error can be calculated by replacing the 5-k $\Omega$  term with 5 k $\Omega$  – 30%, (or 3.5 k $\Omega$ ) or 5 k $\Omega$  + 30% (or 6.5 k $\Omega$ ). The tolerance extremes of R<sub>FILT</sub> can also be inserted into the equation. If a pair of 100  $\Omega$  1% resistors are used on the inputs, the initial gain error will be 1.96%. Worst-case tolerance conditions will always occur at the lower excursion of the internal 5-k $\Omega$  resistor (3.5 k $\Omega$ ), and the higher excursion of R<sub>FILT</sub> – 3% in this case.



## **Device Functional Modes (continued)**




Figure 35. Input Filter (Gain Error: 1.5% to –2.2%)

The specified accuracy of the INA203, INA204, and INA205 must then be combined in addition to these tolerances. While this discussion treated accuracy worst-case conditions by combining the extremes of the resistor values, it is appropriate to use geometric mean or root sum square calculations to total the effects of accuracy variations.

#### 8.4.2 Accuracy Variations as a Result Of V<sub>SENSE</sub> and Common-Mode Voltage

The accuracy of the INA203, INA204, and INA205 current shunt monitors is a function of two main variables:  $V_{SENSE}$  ( $V_{IN+} - V_{IN-}$ ) and common-mode voltage,  $V_{CM}$ , relative to the supply voltage,  $V_S$ .  $V_{CM}$  is expressed as ( $V_{IN+} + V_{IN-}$ ) / 2; however, in practice,  $V_{CM}$  is seen as the voltage at  $V_{IN+}$  because the voltage drop across  $V_{SENSE}$  is usually small.

This section addresses the accuracy of these specific operating regions:

- Normal Case 1: V<sub>SENSE</sub> ≥ 20 mV, V<sub>CM</sub> ≥ V<sub>S</sub>
- Normal Case 2: V<sub>SENSE</sub> ≥ 20 mV, V<sub>CM</sub> < V<sub>S</sub>
- Low  $V_{SENSE}$  Case 1:  $V_{SENSE} < 20 \text{ mV}$ , -16 V  $\leq V_{CM} < 0$
- Low  $V_{SENSE}$  Case 2:  $V_{SENSE} < 20 \text{ mV}, 0 \text{ V} \le V_{CM} \le V_S$
- Low  $V_{SENSE}$  Case 3:  $V_{SENSE}$  < 20 mV,  $V_S$  <  $V_{CM}$  ≤ 80 V

### 8.4.2.1 Normal Case 1: $V_{SENSE} \ge 20 \text{ mV}, V_{CM} \ge V_S$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 3.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100mV - 20mV}$$

where

- $V_{OUT1}$  = Output Voltage with  $V_{SENSE}$  = 100 mV.
- $V_{OUT2}$  = Output Voltage with  $V_{SENSE}$  = 20 mV.

Then the offset voltage is measured at  $V_{SENSE} = 100 \text{ mV}$  and referred to the input (RTI) of the current shunt monitor, as shown in Equation 4.

$$V_{OS}RTI (Referred-To-Input) = \left(\frac{V_{OUT1}}{G}\right) - 100mV$$

(4)

(3)



#### **Device Functional Modes (continued)**

In the *Typical Characteristics*, Figure 7 shows the highest accuracy for this region of operation. In this plot,  $V_S = 12 \text{ V}$ ; for  $V_{CM} \ge 12 \text{ V}$ , the output error is at its minimum. This case is also used to create the  $V_{SENSE} \ge 20\text{-mV}$  output specifications in the *Electrical Characteristics: Current-Shunt Monitor* table.

#### 8.4.2.2 Normal Case 2: $V_{SENSE} \ge 20 \text{ mV}$ , $V_{CM} < V_S$


This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the part functions, as seen in Figure 7. As noted, for this graph  $V_S = 12$  V; for  $V_{CM} < 12$  V, the Output Error increases as  $V_{CM}$  becomes less than 12 V, with a typical maximum error of 0.005% at the most negative  $V_{CM} = -16$  V.

#### 8.4.2.3 Low V<sub>SENSE</sub> Case 1

- $V_{SENSE} < 20 \text{ mV}, -16 \text{ V} \le V_{CM} < 0;$
- Low V <sub>SENSE</sub> Case 3:
- $V_{\text{SENSE}} < 20 \text{ mV}, V_{\text{S}} < V_{\text{CM}} \le 80 \text{ V}$

Although the INA203 family of devices are not designed for accurate operation in either of these regions, some applications are exposed to these conditions; for example, when monitoring power supplies that are switched on and off while  $V_S$  is still applied to the INA203, INA204, or INA205. Take care to know what the behavior of the devices will be in these regions.

As  $V_{SENSE}$  approaches 0 mV, in these  $V_{CM}$  regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of  $V_{OUT}$  = 300 mV for  $V_{SENSE}$  = 0 mV. As  $V_{SENSE}$  approaches 20 mV,  $V_{OUT}$  returns to the expected output value with accuracy as specified in the *Electrical Characteristics: Current-Shunt Monitor*. Figure 36 illustrates this effect using the INA205 (Gain = 100).






#### 8.4.2.4 Low $V_{SENSE}$ Case 2: $V_{SENSE} < 20 \text{ mV}$ , $0 \text{ V} \le V_{CM} \le V_S$

This region of operation is the least accurate for the INA203 family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One operational amplifier front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region,  $V_{OUT}$  approaches voltages close to linear operation levels for Normal Case 2. This deviation from linear operation becomes greatest the closer  $V_{SENSE}$  approaches 0 V. Within this region, as  $V_{SENSE}$  approaches 20 mV, device operation is closer to that described by Normal Case 2. Figure 37 illustrates this behavior for the INA205. The  $V_{OUT}$  maximum peak for this case is tested by maintaining a constant  $V_S$ , setting  $V_{SENSE} = 0$  mV, and sweeping  $V_{CM}$  from 0 V to  $V_S$ . The exact  $V_{CM}$  at which  $V_{OUT}$  peaks during this test varies from part to part, but the  $V_{OUT}$  maximum peak is tested to be less than the specified  $V_{OUT}$  Tested Limit.



#### **Device Functional Modes (continued)**



NOTE: (1) INA203 V<sub>OUT</sub> Tested Limit = 0.4V. INA204 V<sub>OUT</sub> Tested Limit = 1V.

Figure 37. Example For Low V<sub>SENSE</sub> Case 2 (INA205, Gain = 100)

#### 8.4.3 Transient Protection

The -16 V to 80 V common-mode range of the INA203, INA204, and INA205 is ideal for withstanding automotive fault conditions ranging from 12-V battery reversal up to 80-V transients, since no additional protective components are needed up to those levels. In the event that the INA203, INA204, and INA205 are exposed to transients on the inputs in excess of their ratings, then external transient absorption with semiconductor transient absorbers (Zeners or *Transzorbs*) are necessary. Use of metal oxide varistors (MOVs) or video disk recorders (VDRs) is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it will never allow the INA203, INA204, and INA205 to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage because of transient absorber dynamic impedance). Despite the use of internal Zener-type ESD protection, the INA203, INA204, and INA205 do not lend themselves to using external resistors in series with the inputs because the internal gain resistors can vary up to ±30% but are closely matched. (If gain accuracy is not important, then resistors can be added in series with the INA203, INA204, and INA205 inputs with two equal resistors on each input.)

#### 8.4.4 Output Voltage Range

The output of the INA203, INA204, and INA205 is accurate within the output voltage swing range set by the power-supply pin, Vs. This performance is best illustrated when using the INA205 (a gain of 100 version), where a 100-mV full-scale input from the shunt resistor requires an output voltage swing of 10 V, and a power-supply voltage sufficient to achieve 10 V on the output.

#### 8.4.5 Reference

The INA203, INA204, and INA205 include an internal voltage reference that has a load regulation of 0.4 mV/mA (typical), and not more than 100 ppm/°C of drift. Only the 14-pin package allows external access to reference voltages, where voltages of 1.2 V and 0.6 V are both available. Output current versus output voltage is illustrated in the *Typical Characteristics* section.

TEXAS INSTRUMENTS

www.ti.com

### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The INA203, INA204, and INA205 series is designed to enable easy configuration for detecting overcurrent conditions and current monitoring in an application. This device is also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output. This device can also be paired with minimum additional devices to create more sophisticated monitoring functional blocks.

### 9.2 Typical Application



NOTE: (1) Warning at half current (with optional delay). Overlimit latches when Polyswitch opens.

Figure 38. Polyswitch Warning and Fault Detection Circuit

#### 9.2.1 Design Requirements

The device measures current through a resistive shunt with current flowing in one direction, thus enabling detection of an overlimit or warning event only when the differential input voltage exceeds the corresponding threshold limits. When the current reaches the warning limit of 0.6 V, the output of CMP2 will transition high indicating a warning condition. When the current futher increases to or past the overlimit limit of 1.2 V, the output of CMP1 will transition high indicating an overlimit condition. Optional  $C_{DELAY}$  can be sized to add delay to CMP1.


#### 9.2.2 Detailed Design Procedure

Figure 38 shows the basic connections of the device. The input terminals, IN+ and IN–, should be connected as closely as possible to the current-sensing resistor or polymeric switch to minimize any resistance in series with the shunt resistance. Additional resistance between the current-sensing resistor and input terminals can result in errors in the measurement. When input current flows through this external input resistance, the voltage developed across the shunt resistor can differ from the voltage reaching the input terminals.



## **Typical Application (continued)**

## 9.2.3 Application Curves





### **10 Power Supply Recommendations**

The input circuitry of the INA203, INA204, and INA205 can accurately measure beyond the power-supply voltage, Vs. For example, the Vs power supply can be 5 V, whereas the load power-supply voltage is up to 80 V. The output voltage range of the OUT terminal, however, is limited by the voltages on the power-supply pin.

## 11 Layout

### 11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
  ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
  the current-sensing resistor commonly results in additional resistance present between the input pins. Given
  the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause
  significant measurement errors.
- The power-supply bypass capacitor should be placed as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

### 11.2 Layout Example




Figure 41. Layout Recommendation



## **12 Device and Documentation Support**

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA203	Click here	Click here	Click here	Click here	Click here
INA204	Click here	Click here	Click here	Click here	Click here
INA205	Click here	Click here	Click here	Click here	Click here

#### Table 3. Related Links

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA203AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA203AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA203AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA203AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA204AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA204AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA205AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples
INA205AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQP	Samples
INA205AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQP	Samples
INA205AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples
INA205AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples
INA205AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





6-Feb-2020

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA203 :

Automotive: INA203-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA203AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA203AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA203AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA203AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA204AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA204AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA204AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA205AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA205AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA205AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA205AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

1-May-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA203AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA203AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA203AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA203AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA204AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA204AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA204AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA205AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA205AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA205AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA205AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

# **DGS0010A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated