SN54ALS29843, SN74ALS29843, SN74ALS29844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ALS29843 . . . JT Package SN74ALS29843 . . . DW or NT Package

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus Driving Latches Necessary For Wider Address/Data Paths or Buses With Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High-Impedance
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic and Ceramic 300-Mil DIPs

description

These 9-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer

registers, I/O ports, bidirectional bus drivers, and _{SN74ALS29844}... DW or NT Package working registers.

The nine latches are transparent D-type. The 'ALS29843 has noninverting data (D) inputs. The 'ALS29844 has inverting \overline{D} inputs.

A buffered output control (OC) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

The output control (\overline{OC}) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS29843 is characterized for operation over the full military range of – 55°C to 125°C. The SN74ALS29843 and SN74ALS29844 are characterized for operation from 0°C to 70°C.

	(Top	view)	
OC [1D] 2D] 3D] 5D] 6D] 8D] 8D]	(Top 1 2 3 4 5 6 7 8 9 10	View) 24 23 22 21 20 19 18 17 16 15	Vcc 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q
	10 11 12	13 14 13	
4			Г

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

	(Top	Vie	w)	
OC [10] 20]0[30]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[50]0[0]0[0]0[0]0[0]0[0]0[0]0[0]0[0]0[0]0	(Top 1 2 3 4 5 6 7 8 9 10 11 12	Vie	 w) 24 23 22 21 20 19 18 17 16 15 14 13 	V _{CC} 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q 9Q PRE
L	L			P

1


SN54ALS29843, SN74ALS29843 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

FUNCTION TABLE

			OUTPUT		
PRE	CLR	00	С	D	Q
L	Х	L	Х	Х	Н
Н	L	L	Х	Х	L
Н	Н	L	Н	L	L
Н	Н	L	Н	Н	Н
Н	Н	L	L	Х	QO
Х	Х	Н	Х	Х	Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are DW and NT packages.

logic diagram (positive logic)

MISSING ILLUSTRATION




SN74ALS29844 9-BIT BUS INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

FUNCTION TABLE

		INPUTS			OUTPUT
PRE	CLR	OC	С	D	Q
L	Х	L	Х	Х	Н
Н	L	L	Х	Х	L
Н	Н	L	Н	L	н
Н	Н	L	Н	Н	L
н	Н	L	L	Х	QO
Х	Х	Н	Х	Х	Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are DW and NT packages.

logic diagram (positive logic)

MISSING ILLUSTRATION



SN54ALS29843 9-BIT BUS INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise	noted)†
Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range	C to 125°C
Storage temperature range – 65°	C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values in this data sheet are with respect to GND.

recommended operating conditions

			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage			5		4.5	5	5.5	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltage							0.8	V
IOH	High-level output current							-18	mA
IOL	Low-level output current							32	mA
		PRE low	5			10			
tw	Pulse duration	CLR low	6			10			ns
		C high	4			8			
+	Setup time, before enable C \downarrow	Data	2.5			2.5			20
^t su		PRE or CLR inactive state	14			17			ns
t _h	Hold time, data after enable C \downarrow		4.5			4.5			ns
Тд	Operating free-air temperature			25		- 55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	itions‡	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = MIN,$	Ij = -18 mA			-1.2	V
Vон	$V_{CC} = MIN,$	I _{OH} = -12 mA	2.4	3.3		V
VOH	$V_{CC} = MIN,$	I _{OH} = -18 mA	2	3.1		V
V _{OL}	V _{CC} = MIN,	I _{OL} = 32 mA		0.35	0.5	V
IOZH	V _{CC} = MAX,	V _O = 2.7 V			50	μA
IOZL	V _{CC} = MAX,	$V_{O} = 0.4 V$			- 50	μA
lı	V _{CC} = MAX,	V _I = 5.5 V			0.1	mA
Чн	V _{CC} = MAX,	V _I = 2.7 V			20	μA
۱ _{IL}	$V_{CC} = MAX,$	V _I = 0.4 V			- 0.5	mA
۱ ₀ ¶	V _{CC} = MAX,	$V_{O} = 0$	- 75		- 250	mA
ICC	V _{CC} = MAX,	Outputs low		55	85	mA

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. § All typical values are at V_{CC} = 5 V, T_A = 25°C.

I Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.



SN54ALS29843 9-BIT BUS INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			CC = 5 \ A = 25°C			MIN TO MAX [†] , MIN TO MAX [†]	UNIT	
				MIN	TYP	MAX	MIN	TYP MAX		
^t PLH			C _L = 50 pF	1	5.7	8	1	9.5		
^t PHL	D	100		1	6.2	9	1	11		
tPLH		Any Q	AnyQ	Any Q C _L = 300 pF	1	10	12.5	1	16	ns
^t PHL				1	10	16	1	23		
^t PLH			$C_{L} = 50$	1	8	10.5	1	12		
^t PHL	с	Any Q	C _L = 50 pF	1	7.5	10	1	12	ns	
^t PLH		Any Q	$C_1 = 300$	1		15	1	19		
^t PHL			С _L = 300 pF	1		16	1	19		
^t PLH	PRE	Any Q	CL = 50 pF	1	6.5	11	1	14	ns	
^t PHL	CLR	Any Q	CL = 50 pF	1	7	15	1	19	ns	
^t PZH			0. 50	1	7.3	12	1	14		
^t PZL	ос	Any Q	С _L = 50 pF	1	9.7	12	1	14		
^t PZH			$C_{1} = 200$	1		17	1	20	ns	
^t PZL			C _L = 300 pF	1		21	1	23		
^t PHZ			$C_{1} = 50$	1	10.4	14	1	17		
^t PLZ	ос	Any Q	pF	CL = 50 pF	1	4.7	11	1	12	
^t PHZ			C _L = 5 pF	1	3.4	8	1	12	ns	
^t PLZ]			1	3.8	8	1	9]	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN74ALS29843, SN74ALS29844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise note	∍d)†
Supply voltage, V _{CC} (see Note 1)	. 7 V
Input voltage	. 7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range 0°C to	70°C
Storage temperature range – 65°C to 1	50°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 2: All Voltage Values in this data sheet are with respect to GND.

recommended operating conditions

			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage			5		4.75	5	5.25	V
VIH	High-level input voltage	High-level input voltage				2			V
VIL	Low-level input voltage							0.8	V
IOH	High-level output current							- 24	mA
I _{OL}	Low-level output current							48	mA
		PRE low	5			8			
tw	Pulse duration	CLR low	6			8			ns
		C high	4			6			
	Setup time, before enable C \downarrow	Data	2.5			2.5			
t _{su}		PRE or CLR inactive state	14			12			ns
t _h	Hold time, data after enable C \downarrow		4.5			4.5			ns
TA	Operating free-air temperature			25		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	ons‡	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = MIN,$	lı = -18 mA			-1.2	V
Maria	$V_{CC} = MIN,$	IOH = -15 mA	2.4	3.3		V
Vон	$V_{CC} = MIN,$	IOH = - 24 mA	2	3.1		v
V _{OL}	$V_{CC} = MIN,$	I _{OL} = 48 mA		0.35	0.5	V
IOZH	V _{CC} = MAX,	V _O = 2.7 V			20	μA
IOZL	V _{CC} = MAX,	$V_{O} = 0.4 V$			- 20	μA
lj	V _{CC} = MAX,	V _I = 5.5 V			0.1	mA
ΙΗ	V _{CC} = MAX,	V _I = 2.7 V			20	μA
۱ _{۱L}	$V_{CC} = MAX,$	V _I = 0.4 V			- 0.2	mA
۱ ₀ ¶	$V_{CC} = MAX,$	$V_{O} = 0$	-75		- 250	mA
ICC	V _{CC} = MAX,	Outputs low		55	85	mA

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. § All typical values are at V_{CC} = 5 V, T_A = 25°C.

I Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.



SN74ALS29843, SN74ALS29844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			CC = 5 \ A = 25°			MIN TO MIN TO I		UNIT
	· /	· · ·		MIN	TYP	MAX	MIN	TYP	MAX	
^t PLH			С _L = 50 pF	2	5.7	8	2		9.5	
^t PHL	D	Any Q	pF	2	6.2	8	2		9.5	ns
tPLH		,, x	C _L = 300 pF		10	12.5			14	
^t PHL					10	14			14	
^t PLH			С _L = 50 pF		8	10.5			12	
^t PHL	с	Any Q	pF		7.5	10			12	ns
^t PLH			C <u>L</u> = 300 pF			15			16	
^t PHL			pF			15			16	
^t PLH	PRE	Any Q	C _L = 50 pF		6.5	9			12	ns
^t PHL	CLR	Any Q	C _L = 50 pF		7	10			13	ns
^t PZH			CL = 50 pF		7.3	12			14	
tPZL	OC	Any Q	pF		9.7	12			14	ns
^t PZH			С _L = 300 pF			17			20	
tPZL			pF			21			23	
^t PHZ			С _L = 50 pF		10.4	14			15	
tPLZ	ос	Any Q	pF		4.7	11			12	ns
^t PHZ			C _L = 5 pF		3.4	8			9	
^t PLZ					3.8	8			9	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS29843, SN74ALS29843, SN74ALS29844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS151A - D2910 - JUNE 1988 - REVISED JANUARY 1990

PARAMETER MEASUREMENT INFORMATION

SWITCH POSITION TABLE

TEST	S1	S2
^t PLH	Closed	Closed
^t PHL	Closed	Closed
^t PZH	Open	Closed
^t PZL	Closed	Open
^t PHZ	Closed	Closed
^t PLZ	Closed	Closed

MISSING ILLUSTRATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



SDAS151A

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated