

SEMICONDUCTOR TM

FQD2N50B / FQU2N50B

500V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 1.6A, 500V, $R_{DS(on)} = 5.3\Omega @V_{GS} = 10 V$ Low gate charge (typical 6.0 nC)
- Low Crss (typical 4.0 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD2N50 / FQU2N50	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous ($T_C = 25^\circ$	°C)	1.6	А
	- Continuous (T _C = 10	0°C)	1.0	А
I _{DM}	Drain Current - Pulsed	(Note 1)	6.4	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	120	mJ
I _{AR}	Avalanche Current (Note 1)		1.6	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	3.0	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
PD	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W
	Power Dissipation ($T_C = 25^{\circ}C$)		30	W
	- Derate above 25°C		0.24	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		4.17	°C/W	
R _{0JA} Thermal Resistance, Junction-to-Ambient *			50	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W	


©2000 Fairchild Semiconductor International


May 2000


ТМ


$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- V/°C μA 0 μA 0 nA 0 nA 7 V 0 V 3 Ω - S 0 pF 0 pF 0 pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	 V/°C μA μA μA πA <l< td=""></l<>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	 V/°C μA μA μA πA <l< td=""></l<>
	μA 0 nA 00 nA 00 nA 7 V 0 V 3 Ω - S 0 pF 0 pF 0 pF
Zero Gate Voltage Drain Current $V_{DS} = 400 \text{ V}, \text{T}_{C} = 125^{\circ}\text{C}$ 10 IGSSF Gate-Body Leakage Current, Forward $V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$ 10 IdGSSR Gate-Body Leakage Current, Reverse $V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$ 10 On Characteristics VGS = V_{GS}, I_D = 250 \muA 2.3 3.0 3.1 VGS(th) Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \muA$ 2.3 3.0 3.1 RDS(on) Static Drain-Source On-Resistance $V_{GS} = 10 \text{ V}, I_D = 0.8 \text{ A}$ 4.2 5.1 9FS Forward Transconductance $V_{DS} = 50 \text{ V}, I_D = 0.8 \text{ A}$ 1.3 Dynamic Characteristics $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 1.80 23 G_{oss} Output Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 4 6 Switching Characteristics $$ 4 6 4 6 Switching Characteristics $$ $$ 4	μA 0 nA 00 nA 00 nA 7 V 0 V 3 Ω - S 0 pF 0 pF 0 pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0 nA 0 nA 7 V 0 V 3 Ω - S 0 pF 0 pF 5 pF
$\begin{array}{c c c c c c c c } \hline Gate-Body Leakage Current, Reverse} & V_{GS} = -30 \ V, \ V_{DS} = 0 \ V & & & -10 \\ \hline \\ \hline On Characteristics \\ \hline V_{GS(th)} & Gate Threshold Voltage & V_{DS} = V_{GS}, \ I_D = 250 \ \mu A & 2.3 & 3.0 & 3.1 \\ \hline V_{DS} = V_{GS}, \ I_D = 250 \ m A & 3.6 & 4.3 & 5.1 \\ \hline V_{DS} = V_{GS}, \ I_D = 250 \ m A & 3.6 & 4.3 & 5.1 \\ \hline V_{DS} = V_{GS}, \ I_D = 0.8 \ A & & 4.2 & 5.3 \\ \hline g_{FS} & Forward Transconductance & V_{DS} = 50 \ V, \ I_D = 0.8 \ A & & 1.3 & \\ \hline \hline Dynamic Characteristics \\ \hline C_{iss} & Input Capacitance & V_{DS} = 25 \ V, \ V_{GS} = 0 \ V, \\ \hline C_{rss} & Reverse Transfer Capacitance & f = 1.0 \ MHz & & 4 & 6 \\ \hline Switching Characteristics \\ \hline t_d(on) & Turn-On Delay Time & V_{DD} = 250 \ V, \ I_D = 2.1 \ A, \\ \hline t_r & Turn-On Rise Time & V_{DS} = 25 \ \Omega & & 25 \ 60 \\ \hline \end{array}$	00 nA 7 V 0 V 3 Ω - S 0 pF 0 pF 5 pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0 V 3 Ω - S 0 pF 0 pF 5 pF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0 V 3 Ω - S 0 pF 0 pF 5 pF
VDS VDS VDS Static Drain-Source On-Resistance VDS VDS Static Drain-Source On-Resistance VDS Static Drain-Source	0 V 3 Ω - S 0 pF 0 pF 5 pF
$ \begin{array}{ c c c c c c } \hline R_{DS(on)} & Static Drain-Source & V_{GS} = 10 \ V, \ I_D = 0.8 \ A & & 4.2 \ 5.1 \ \hline On-Resistance & V_{DS} = 50 \ V, \ I_D = 0.8 \ A & & 1.3 \ & 1.3 $	3 Ω - S 0 pF 0 pF 0 pF
On-ResistanceVGS = 10 V, ID = 0.0 V.IIIIIIIIIIIIIII g_{FS} Forward Transconductance $V_{DS} = 50 V, I_D = 0.8 A$ (Note 4)1.3Dynamic Characteristics C_{iss} Input Capacitance $V_{DS} = 25 V, V_{GS} = 0 V,$ f = 1.0 MHz18023 C_{rss} Reverse Transfer Capacitancef = 1.0 MHz3040Switching Characteristicstd(on)Turn-On Delay Time $t_{d}(on)$ Turn-On Rise Time $V_{DD} = 250 V, I_D = 2.1 A,$ 620 $R_G = 25 \Omega$	0 pF 0 pF 0 pF
Dynamic Characteristics C_{iss} Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 18023 C_{oss} Output Capacitancef = 1.0 MHz3040 C_{rss} Reverse Transfer Capacitance46Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, I_D = 2.1 \text{ A},$ 620 t_r Turn-On Rise Time $R_G = 25 \Omega$ 2560	0 pF D pF pF
	D pF
	D pF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	D pF
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	pF
Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, I_D = 2.1 \text{ A},$ 620 t_r Turn-On Rise Time $R_G = 25 \Omega$ 2560	
$ \begin{array}{c c} \hline & & \\ \hline & & \\ \hline \\ \hline$	
t_r Turn-On Rise Time $R_G = 25 \Omega$ $$ 25 60	
$R_{\rm g} = 25 \ \Omega$ 25 60	0 ns
) ns
t _{d(off)} Turn-Off Delay Time 10 30) ns
t _f Turn-Off Fall Time (Note 4, 5) 20 50) ns
Q_{g} Total Gate Charge $V_{DS} = 400 \text{ V}, I_{D} = 2.1 \text{ A},$ 6.0 8.0	0 nC
Q_{gs} Gate-Source Charge $V_{GS} = 10 V$ 1.3	· nC
Q _{gd} Gate-Drain Charge (Note 4, 5) 3.0	· nC
Ducin Courses Diado Chanastariatian and Maujurum Datin na	
Drain-Source Diode Characteristics and Maximum Ratings Is Maximum Continuous Drain-Source Diode Forward Current 1.0	6 A
I_{SM} Maximum Pulsed Drain-Source Diode Forward Current6.4 V_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 1.6 \text{ A}$ 1.4	
	μΟ
t_{rr} Reverse Recovery Time $V_{GS} = 0 V, I_S = 2.1 A,$ 195	

FQD2N50B / FQU2N50B











FQD2N50B / FQU2N50B





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ **FAST[®]**

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ **OPTOLOGIC**[™] OPTOPLANAR™ POP™ PowerTrench[®]

QFET™ QS™ QT Optoelectronics[™] Quiet Series™ SuperSOT™-3 SuperSOT™-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ UHC™

VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. F1

		- I	
		sSEARCH Pa	arametric Cross Reference
Fairchild Semiconductor		Ē	
		snace I	Product Folders and Annlica
find products	<u>Home</u> >> <u>Find products</u> >>		
Products groups	FQU2N50B		Related Links
Analog and Mixed	Power MOSFET		De mart server les
Signal		Datasheet	Request samples
<u>Discrete</u>	Contents General description Features Product	Download this	How to order products
Interface	status/pricing/packaging	datasheet	Dotted line Product Change Notices
<u>Logic</u>	Same From P. Page Burg	PDF	(PCNs)
<u>Microcontrollers</u>			Dotted line
Non-Volatile	General description		<u>Support</u>
<u>Memory</u> Optoelectronics		e-mail this datashee	Dotted line Distributor and field sales
Markets and		[E-	representatives
applications	These N-Channel enhancement mode power field effect transistors are produced using		Dotted line
New products	Fairchild's proprietary, planar stripe, DMOS	This page	Quality and reliability
Product selection and	technology.	Print version	Dotted line Design tools
parametric search	This advanced technology has been especially		Design tools
Cross-reference	tailored to minimize on-state resistance,		
search	provide superior switching performance, and withstand high energy pulse in the avalanche		
technical information	and commutation mode. These devices are well		
technical information	suited for high efficiency switch mode power		
buy products	supply, power factor correction, electronic lamp ballast based on half bridge.	_	
technical support	amp banast based on nan bridge.		
my Fairchild	- back to top		
company			
	Features		

- 1.6A, 500V, $R_{DS(on)} = 5.3\Omega @V_{GS} = 10$ V
- Low gate charge (typical 6.0 nC)
- Low Crss (typical 4.0 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQU2N50BTU	Full Production	\$0.449	TO-251(IPAK)	3	RAIL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor