



### FEATURES

- Available in the Texas Instruments NanoStar<sup>™</sup> and NanoFree<sup>™</sup> Packages
- 1.65-V to 5.5-V V<sub>cc</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 0.8 ns at 3.3 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity



- High Speed, Typically 0.5 ns  $(V_{CC} = 3 \text{ V}, \text{ C}_{L} = 50 \text{ pF})$
- Rail-to-Rail Input/Output
- Low On-State Resistance, Typically  $\approx$ 6  $\Omega$  (V<sub>CC</sub> = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II



See mechanical drawings for dimensions.

## **DESCRIPTION/ORDERING INFORMATION**

This dual bilateral analog switch is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC2G66 can handle both analog and digital signals. The device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### SN74LVC2G66 DUAL BILATERAL ANALOG SWITCH SCES325I-JULY 2001-REVISED JUNE 2006

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA		SN74LVC2G66YEAR	
	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Real of 2000	SN74LVC2G66YZAR	<u></u>
–40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Reel of 3000	SN74LVC2G66YEPR	C6_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC2G66YZPR	
	SSOP – DCT	Reel of 3000	SN74LVC2G66DCTR	C66
	VSSOP – DCU	Reel of 3000	SN74LVC2G66DCUR	- C66
	V350F - DC0	Reel of 250	SN74LVC2G66DCUT	


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

#### FUNCTION TABLE (EACH SECTION)

CONTROL INPUT (C)	SWITCH
L	Off
Н	On

### LOGIC DIAGRAM, EACH SWITCH (POSITIVE LOGIC)



**One of Two Switches** 

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>	-0.5	6.5	V	
VI	Input voltage range <sup>(2)(3)</sup>		-0.5	6.5	V
Vo	Switch I/O voltage range <sup>(2)(3)(4)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		-50	mA
I <sub>T</sub>	On-state switch current	$V_{I/O} = 0$ to $V_{CC}$		±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DCT package		220	
0	Deckage thermal impedance (5)	DCU package		227	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(5)</sup>	YEA/YZA package		140	°C/W
		YEP/YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) This value is limited to 5.5 V maximum.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	5.5	V
V <sub>I/O</sub>	I/O port voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> × 0.65		
		$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
VIH	High-level input voltage, control input	$V_{CC}$ = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 1.65 V to 1.95 V		V <sub>CC</sub> × 0.35	
	Low-level input voltage, control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
V <sub>IL</sub>		$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	V
		$V_{CC}$ = 1.65 V to 1.95 V		20	
A #/ A	Input transition rice /fall time	$V_{CC}$ = 2.3 V to 2.7 V		20	<b>~~</b> //
Δt/Δv	Input transition rise/fall time	$V_{CC}$ = 3 V to 3.6 V		10	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V		10	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES325I-JULY 2001-REVISED JUNE 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT		
			$I_{S} = 4 \text{ mA}$	1.65 V	12.5	30		
r	On-state switch resistance	$V_{I} = V_{CC}$ or GND,	$I_{S} = 8 \text{ mA}$	2.3 V	9	20	Ω	
r <sub>on</sub>	On-state switch resistance	V <sub>C</sub> = V <sub>IH</sub> (see Figure 1 and Figure 2)	I <sub>S</sub> = 24 mA	3 V	7.5	15	52	
			I <sub>S</sub> = 32 mA	4.5 V	6	10		
			$I_{S} = 4 \text{ mA}$	1.65 V	85	120 <sup>(1)</sup>		
-	Peak on-state resistance	$V_{I} = V_{CC}$ to GND,	$I_{S} = 8 \text{ mA}$	2.3 V	22	30 <sup>(1)</sup>	Ω	
r <sub>on(p)</sub>	Peak on-state resistance	$V_{C} = V_{IH}$ (see Figure 1 and Figure 2)	I <sub>S</sub> = 24 mA	3 V	12	20	12	
			I <sub>S</sub> = 32 mA	4.5 V	7.5	15		
Λr			$I_S = 4 \text{ mA}$	1.65 V		7		
	Difference of on-state resistance between switches	$V_{I} = V_{CC}$ to GND,	$I_S = 8 \text{ mA}$	2.3 V		5	Ω	
		$V_{C} = V_{IH}$ (see Figure 1 and Figure 2)	I <sub>S</sub> = 24 mA	3 V		3		
			I <sub>S</sub> = 32 mA	4.5 V		2		
_		$V_I = V_{CC}$ and $V_O = GND$ or				±1		
I <sub>S(off)</sub>	Off-state switch leakage current	$V_I = GND$ and $V_O = V_{CC}$ , $V_C = V_{IL}$ (see Figure 3)		5.5 V		±0.1 <sup>(1)</sup>	μA	
	On-state switch leakage current	$V_{I} = V_{CC}$ or GND, $V_{C} = V_{IH}$ , $V_{O}$	= Open	5.5 V		±1	μA	
I <sub>S(on)</sub>	on state switch leakage current	(see Figure 4)		0.0 V		$\pm 0.1^{(1)}$	μΑ	
l,	Control input current	$V_{\rm C} = V_{\rm CC}$ or GND		5.5 V		±1	μA	
1	Control input current		5.5 V		±0.1 <sup>(1)</sup>			
1	Supply current		5.5 V		10	μA		
I <sub>CC</sub>	Supply current	$V_{\rm C} = V_{\rm CC}$ or GND		5.5 V		1 <sup>(1)</sup>	μΛ	
$\Delta I_{CC}$	Supply-current change	$V_{\rm C} = V_{\rm CC} - 0.6 \ V$	5.5 V		500	μA		
C <sub>ic</sub>	Control input capacitance			5 V	3.5		pF	
Cio(off)	Switch input/output capacitance			5 V	6		pF	
C <sub>io(on)</sub>	Switch input/output capacitance			5 V	14		pF	

TEXAS

**STRUMENTS** www.ti.com

(1)  $T_A = 25^{\circ}C$ 

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = 1 ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
	(INFUT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		2		1.2		0.8		0.6	ns
t <sub>en</sub> <sup>(2)</sup>	С	A or B	2.3	10	1.6	5.6	1.5	4.4	1.3	3.9	ns
t <sub>dis</sub> <sup>(3)</sup>	С	A or B	2.5	10.5	1.2	6.9	2	7.2	1.1	6.3	ns

(1) t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2)  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ . (3)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

## Analog Switch Characteristics

 $T_A = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>cc</sub>	ТҮР	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = \text{sine wave}$	2.3 V	120	
			(see Figure 6)	3 V	175	
Frequency response	A or B	B or A		4.5 V	195	MHz
(switch on)	AUB	BUIA		1.65 V	>300	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = \text{sine wave}$	2.3 V	>300	
			(see Figure 6)	3 V	>300	
				4.5 V	>300	
				1.65 V	-58	
			$C_{L} = 50 \text{ pF}, R_{L} = 600 \Omega,$	2.3 V	-58	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 7)	3 V	-58	
Crosstalk <sup>(1)</sup>	A or D	D or A		4.5 V	-58	٩D
(between switches)	A or B	B or A		1.65 V	-42	dB
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz} \text{ (sine wave)}$ (see Figure 7)	2.3 V	-42	
				3 V	-42	
				4.5 V	-42	
		A or B		1.65 V	35	mV
Crosstalk			$C_{L} = 50 \text{ pF}, R_{L} = 600 \Omega,$	2.3 V	50	
control input to signal output)			f <sub>in</sub> = 1 MHz (square wave) (see Figure 8)	3 V	70	
				4.5 V	100	
				1.65 V	-58	dB
			$C_{L} = 50 \text{ pF}, R_{L} = 600 \Omega,$	2.3 V	-58	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-58	
Feedthrough attenuation	A	D en A		4.5 V	-58	
(switch off)	A or B	B or A		1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-42	
				4.5 V	-42	
				1.65 V	0.1	
			$C_{L} = 50 \text{ pF}, R_{L} = 10 \text{ k}\Omega,$	2.3 V	0.025	
Sine-wave distortion			f <sub>in</sub> = 1 kHz (sine wave) (see Figure 10)	3 V	0.015	%
	ve distortion A or B	D A		4.5 V	0.01	
		B or A		1.65 V	0.15	
			$C_{L} = 50 \text{ pF}, R_{L} = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f <sub>in</sub> = 10 kHz (sine wave) (see Figure 10)	3 V	0.015	
				4.5 V	0.01	

(1) Adjust f<sub>in</sub> voltage to obtain 0 dBm at input.

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	f = 10 MHz	8	9	9.5	11	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Typical  $r_{on}$  as a Function of Input Voltage (V<sub>I</sub>) for V<sub>I</sub> = 0 to V<sub>CC</sub>




Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Leakage-Current Test Circuit

SCES325I-JULY 2001-REVISED JUNE 2006



PARAMETER MEASUREMENT INFORMATION

Texas

ISTRUMENTS www.ti.com

NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators have the following characteristics: PRR ≤ 10 MHz, Z<sub>o</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{od}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 5. Load Circuit and Voltage Waveforms

SCES325I-JULY 2001-REVISED JUNE 2006




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)

SCES325I-JULY 2001-REVISED JUNE 2006






Figure 8. Crosstalk (Control Input, Switch Output)






Figure 9. Feedthrough (Switch Off)

SCES325I-JULY 2001-REVISED JUNE 2006





WWW ti com

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVC2G66DCTR	ACTIVE	SM8	DCT	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66DCTRE4	ACTIVE	SM8	DCT	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66DCURE4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66DCUT	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66DCUTE4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G66YEAR	NRND	WCSP	YEA	8	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74LVC2G66YEPR	NRND	WCSP	YEP	8	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74LVC2G66YZAR	NRND	WCSP	YZA	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVC2G66YZPR	ACTIVE	WCSP	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

#### DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.



YEA (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY




- A. All linear almensions are in millimeters.B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. Package complies to JEDEC MO-211 variation EB.
- E. This package is tin-lead (SnPb). Refer to the 8 YZA package (drawing 4204151) for lead-free.

NanoStar is a trademark of Texas Instruments.



YZA (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY




- A. An integral dimensions are in minimeters.B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. Package complies to JEDEC MO-211 variation EB.
- E. This package is lead-free. Refer to the 8 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.


D. This package is lead-free. Refer to the 8 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice. C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 8 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated