

www.ti.com

12-Bit, Quad Channel, 2.7V to 5.5V, DAC in Bumped Die (Wafer Chip Scale) Package—Pb-Free/Green


FEATURES

- Four 12-Bit D/A Converters
- Programmable Settling Time of Either 3μs or 9μs Typ
- TMS320[™]DSP Family, (Q)SPI[™], and Microwire[™] Compatible Serial Interface
- Internal Power-On Reset
- Low Power Consumption:
 - 8mW, Slow Mode; 5V Supply
 - 3.6mW, Slow Mode; 3V Supply
- Reference Input Buffer
- Voltage Output Range . . . 2x Reference Input Voltage
- Monotonic Over Temperature
- Dual 2.7V to 5.5V Supply (Separate Digital and Analog Supplies)
- Hardware Power-Down (10nA)
- Software Power-Down (10nA)
- Simultaneous Update

APPLICATIONS

- Battery-Powered Test Instruments
- Digital Offset and Gain Adjustment
- Industrial Process Controls
- Machine and Motion Control Devices
- Communications
- Arbitrary Waveform Generation

BUMPED DIE (BOTTOM VIEW)



DESCRIPTION

The TLV5614IYZ is a quadruple, 12-bit, voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5614IYZ is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and a 12-bit DAC value. The device has provision for two supplies: one digital supply for the serial interface (via pins DV_{DD} and DGND), and one for the DACs, reference buffers, and output buffers (via pins AV_{DD} and AGND). Each supply is independent of the other, and can be any value between 2.7V and 5.5V. The dual supplies allow a typical application where the DAC is controlled via a microprocessor operating on a 3V supply (also used on pins DV_{DD} and DGND) with the DACs operating on a 5V supply. Of course, the digital and analog supplies can also be tied together.

The resistor string output voltage is buffered by a 2x gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode makes it ideal for single voltage, battery-based applications. The DAC settling time is programmable, allowing the designer to optimize speed versus power dissipation. Settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage than DACs C and D.

The TLV5614IYZ is built with a CMOS process and is available in a 16-terminal bumped die (wafer chip scale) package. It is characterized for operation from –40°C to +85°C in a wire-bonded, small outline (SOIC) package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 is a trademark of Texas Instruments, Inc. SPI is a trademark of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation. MCS is a registered trademark of National Semiconductor Corporation. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	UNIT
Supply voltage, (DV _{DD} , AV _{DD} to GND)	7V
Supply voltage difference, (AV _{DD} to DV _{DD})	-2.8V to 2.8V
Digital input voltage range	-0.3V to DV _{DD} + 0.3V
Reference input voltage range	-0.3V to AV _{DD} + 0.3V
Operating free-air temperature range, T _A	-40°C to +85°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Complementary AV DV	5V supply	4.5	5	5.5	
Supply voltage, AV _{DD} , DV _{DD}	3V supply	2.7	3	3.3	V
High level digital input valtage V	$DV_{DD} = 2.7V$	2			
High-level digital input voltage, V _{IH}	$DV_{DD} = 5.5V$	2.4			V
Low lovel digital input valtage V	DV _{DD} = 2.7V			0.6	
Low-level digital input voltage, V _{IL}	$DV_{DD} = 5.5V$			1	V
Reference voltage, V _{RFF} to REFINAB, REFINCD	5V supply ⁽¹⁾	0	2.048	V _{DD} – 1.5	
terminal	3V supply ⁽¹⁾	0	1.024	V _{DD} – 1.5	V
Load resistance, R _L		2	10		kΩ
Load capacitance, C _L				100	pF
Serial clock rate, SCLK				20	MHz
Operating free-air temperature	TLV5614IYZ	-40		+85	°C

⁽¹⁾ Voltages greater than ${\rm AV_{DD}/2}$ cause output saturation for upper DAC codes.



ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted).

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
STATIC	DAC SPECIFICATIONS							
	Resolution				12			bits
	Integral nonlinearity (INL), en	d point						
	adjusted		See ⁽¹⁾			±1.5	±4	LSB
	Differential nonlinearity (DNL)	<u> </u>	See ⁽²⁾			±0.5	±1	LSB
E _{ZS}	Zero-scale error (offset error	at zero scale)	See ⁽³⁾				±12	mV
	Zero-scale error temperature	coefficient	See ⁽⁴⁾			10		ppm/°C
E_G	Gain error		See ⁽⁵⁾				±0.6	% of FS voltage
	Gain error temperature coeffi	cient	See (6)			10		ppm/°C
DODD	Danier annah salasti e	Zero scale	0 (7)(9)			-80		dB
PSRR	Power supply rejection ratio	Full scale	See ⁽⁷⁾⁽⁸⁾			-80		dB
INDIVIDU	UAL DAC OUTPUT SPECIFICAT	IONS						
Vo	Voltage output range		$R_L = 10k\Omega$		0		AV _{DD} – 0.4	V
	Output load regulation accura	ісу	$R_L = 2k\Omega$ vs $10k\Omega$		0.1	0.25	% of FS voltage	
REFERE	NCE INPUTS (REFINAB, REFIN	CD)						
VI	Input voltage range		See (9)		0		AV _{DD} – 1.5	V
R _I	Input resistance				10		MΩ	
Cı	Input capacitance				5		pF	
	Reference feedthrough		REFIN = $1V_{PP}$ at $1kHz + 1.024V_{DC}$ (see ⁽¹⁰⁾)			-75		dB
	D (' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '		DEFINE OR A COMMENT OF THE	Slow		0.5		
	Reference input bandwidth		REFIN = $0.2V_{PP}$ + $1.024V_{DC}$ large signal	Fast		1		MHz
DIGITAL	. INPUTS (DIN, CS, LDAC, PD)							
I _{IH}	High-level digital input curren	t	$V_{I} = V_{DD}$				±1	μΑ
I _{IL}	Low-level digital input current		V _I = 0V				±1	μΑ
Cı	Input capacitance					3		pF
POWER	SUPPLY							
			5V supply, no load, clock running.	Slow		1.6	2.4	mA
	D		All inputs 0V or V _{DD}	Fast		3.8	5.6	
I _{DD}	Power supply current		3V supply, no load, clock running. All inputs 0V or DV _{DD} Slow Fast			1.2	1.8	mA
						3.2	4.8	
Power do	own supply current (see Figure 12	2)		1		10		nA

- The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full-scale excluding the effects of zero code and full-scale errors.
- The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

- Zero-scale error temperature coefficient is given by: E_{ZS} TC = $[E_{ZS}$ (T_{MAX}) EZS (T_{MIN})]/ V_{REF} × 10⁶/(T_{MAX} T_{MIN}). Gain error is the deviation from the ideal output (2 V_{REF} 1 LSB) with an output load of 10 k Ω excluding the effects of the zero error. Gain temperature coefficient is given by: E_{G} TC = $[E_{G}(T_{MAX}) E_{G}(T_{MIN})]/V_{REF}$ × 106/($T_{MAX} T_{MIN}$). Zero-scale error rejection ratio (EZS–RR) is measured by varying the AV_{DD} from 5V ± 0.5V and 3V ± 0.3V_{DC}, and measuring the proportion of this signal imposed on the zero-code output voltage.
- Full-scale rejection ratio (EG-RR) is measured by varying the AV_{DD} from 5V ± 0.5V and 3V ± 0.3V_{DC} and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.
- Reference input voltages greater than V_{DD}/2 cause output saturation for upper DAC codes.
- (10) Reference feedthrough is measured at the DAC output with an input code = 000hex and V_{RFF} (REFINAB or REFINCD) input = $1.024V_{DC} + 1V_{PP}$ at 1kHz.



ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
ANALOG (OUTPUT DYNAMIC PERFORMANCE							
SR	Output alow rate	$C_1 = 100 \text{pF}, R_1 = 10 \text{k}\Omega, V_0 = 10\% \text{ to } 90\%,$	Fast		5		V/μs	
SK	Output slew rate	V _{REF} = 2.048V, 1024V	Slow		1		V/μs	
	O. do. d. a. dellin. a. di	To \pm 0.5 LSB, C _L = 100pF, R _L = 10k Ω , see	Fast		3	5.5		
t _s	Output settling time	(11)(12)			9	20	μs	
	O. 4441i 4i	To \pm 0.5 LSB, C _L = 100pF, R _L = 10k Ω , see	Fast		1			
t _{s(c)}	Output settling time, code to code	(13)	Slow		2		μs	
	Glitch energy	Code transition from 7FF to 800		10			nV-s	
SNR	Signal-to-noise ratio	0:						
SINAD	Signal to noise + distortion		Sinewave generated by DAC, Reference voltage = 1.024 at 3V and 2.048 at 5V, $f_S = 400KSPS$, $f_{OUT} = 1.1kHz$ sinewave, $C_L = 100pF$, $R_L = 10k\Omega$, BW = $20kHz$				dB	
THD	Total harmonic distortion						ав	
SFDR	Spurious-free dynamic range	ZUKHZ						
DIGITAL II	NPUT TIMING REQUIREMENTS							
t _{su(CS-FS)}	Setup time, CS low before FS↓			10			ns	
t _{su(FS-CK)}	Setup time, FS low before first negative SCLK edge			8			ns	
t _{su(C16-FS)}	Setup time. 16th negative SCLK edge after of FS	er FS low on which bit D0 is sampled before rising	edge	10			ns	
t (242.22)		after D0 is sampled before $\overline{\text{CS}}$ rising edge. If FS is ate the DAC, then the setup time is between the F		10			ns	
t _{su(C16-CS)}	Pulse duration, SCLK high		25			ns		
	Pulse duration, SCLK low		25			ns		
t _{wL}	Setup time, data ready before SCLK fallin		8			ns		
t _{su(D)}		<u> </u>		5				
t _{h(D)}	Hold time, data held valid after SCLK falli	ng euge					ns	
t _{wH(FS)}	Pulse duration, FS high			20			ns	

- (11) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of FFFhex to 080hex for 080hex to FFFhex.
- (12) Limits are ensured by design and characterization, but are not production tested.
- (13) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count.




Figure 1. Timing Diagram



FUNCTIONAL BLOCK DIAGRAM








Table 1. TERMINAL FUNCTIONS


TERMINAL			
NAME	NO.	I/O	DESCRIPTION
AGND	9	_	Analog ground
AV_{DD}	16	_	Analog supply
CS	6	I	Chip select. This terminal is active low.
DGND	8	_	Digital ground
DIN	4	I	Serial data input
DV_DD	1	_	Digital supply
FS	7	I	Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5614IYZ.
PD	2	I	Power-down pin. Powers down all DACs (overriding the individual power down settings), and all output stages. This terminal is active low.
LDAC	3	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is low.
REFINAB	15	I	Voltage reference input for DACs A and B.
REFINCD	10	I	Voltage reference input for DACs C and D.
SCLK	5	I	Serial clock inputinput
OUTA	14	0	DACA output
OUTB	13	0	DACB output
OUTC	12	0	DACC output
OUTD	11	0	DACD output




TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS (continued)







SUPPLY CURRENT vs TEMPERATURE



TOTAL HARMONIC DISTORTION VS FREQUENCY




TOTAL HARMONIC DISTORTION VS FREQUENCY






TYPICAL CHARACTERISTICS (continued)


TOTAL HARMONIC DISTORTION AND NOISE



TOTAL HARMONIC DISTORTION AND NOISE vs FREQUENCY



SUPPLY CURRENT





TYPICAL CHARACTERISTICS (continued)

DIFFERENTIAL NONLINEARITY CODE 0.30 $V_{CC} = 5V$, $V_{REF} = 2V$, SCLK = 1MHz0.25 0.20 0.15 0.10 0.05 -0.05-0.10-0.15-0.20-0.25 -0.30768 1024 1280 1536 1792 2048 2304 2560 2816 3072 3328 3584 3840 4096 Code

Figure 13.




Figure 14.



APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5614IYZ is a 12-bit, single-supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full-scale determined by external reference) is given by:

$$2 REF \frac{CODE}{2^n} [V]$$

where REF is the reference voltage and CODE is the digital input value within the range of 0_{10} to $(2^n - 1)$, where n = 12 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is described in the data format section. A power-on reset initially resets the internal latches to a defined state (all bits '0').

SERIAL INTERFACE

Data transfer occurs in this manner: First, the device must be enabled with \overline{CS} set low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which then updates the voltage output to the new level.

The serial interface of the TLV5614IYZ can be used in two basic modes:

- Four-wire (with chip-select)
- Three-wire (without chip-select)

Using chip-select (four-wire mode), it is possible to have more than one device connected to the serial port of the data source (a DSP or microcontroller). The interface is compatible with the TMS320 DSP family. Figure 15 shows an example with two TLV5614IYZs connected directly to a TMS320 DSP.




Figure 15. TMS320 Interface

If there is no need to have more than one device on the serial bus, then \overline{CS} can be tied low. Figure 16 shows an example of how to connect the TLV5614IYZ to a TMS320, SPI, or Microwire port using only three pins.




Figure 16. Three-Wire Interface



APPLICATION INFORMATION (continued)

Notes on SPI and Microwire connections: Before the controller starts the data transfer, the software must generate a falling edge on the I/O pin connected to FS. If the word width is eight bits (SPI and Microwire), two write operations must be performed to program the TLV5614IYZ. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the 16th falling clock edge.

SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 (t_{wH(min)} + t_{wL(min)})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is a theoretical value for the serial interface, because the settling time of the TLV5614IYZ must also be considered.

DATA FORMAT

The 16-bit data word for the TLV5614IYZ consists of two parts:

- Control bits (D15 . . . D12)
- New DAC value (D11 . . . D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
А3	A2	A1	A0					Nev	v DAC va	alue (12 b	oits)				

X: don't care

SPD: Speed control bit. 1→fast mode, 0→slow mode

PWR: Power control bit. 1→power down, 0→normal operation

In power-down mode, all amplifiers within the TLV5614IYZ are disabled. A particular DAC (A, B, C, D) of the TLV5614IYZ is selected by A1 and A0 within the input word.

A1	Α0	DAC
0	0	Α
0	1	В
1	0	С
1	1	D



TLV5614IYZ INTERFACED TO TMS320C203 DSP

Hardware Interfacing

Figure 17 shows an example of how to connect the TLV5614IYZ to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5614IYZ. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select (\overline{CS}) and DAC latch update (\overline{LDAC}) inputs to the TLV5614IYZ. The active low power-down (\overline{PD}) is pulled high all the time to ensure the DACs are enabled.




Figure 17. TLV5614IYZ Interfaced With TMS320C203

Software

The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses LDAC low to update all four DACs simultaneously, then fetches and writes the next sample to all four DACs. The samples are stored in a look-up table that describes two full periods of a sine wave.

The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the $t_{su(C16-FS)}$ timing requirement occurs. To avoid this violation, the program waits until the transmission of the previous word has been completed.

```
; Processor: TMS320C203 runnning at 40 MHz
; Description:
; This program generates a differential in-phase (sine) on (OUTA-OUTB) and its quadrature
(cosine) as a differential signal on (OUTC-OUTD).
; The DAC codes for the signal samples are stored as a table of 64 12-bit values, describing
; 2 periods of a sine function. A rolling pointer is used to address the table location in
; the first period of this waveform, from which the DAC A samples are read. The samples for
; the other 3 DACs are read at an offset to this rolling pointer
; DAC Function Offset from rolling pointer
; A sine 0
; B inverse sine 16
; C cosine 8
; D inverse cosine24
; The on-chip timer is used to generate interrupts at a fixed rate. The interrupt service
; routine first pulses LDAC low to update all DACs simultaneously with the values which
; were written to them in the previous interrupt. Then all 4 DAC values are fetched and
; written out through the synchronous serial interface. Finally, the rolling pointer is
; incremented to address the next sample, ready for the next interrupt.
```





```
; © 1998, Texas Instruments Inc.
;----- I/O and memory mapped regs -----
.include "regs.asm"
;-----jump vectors -------
b start
b intl
b int23
b timer isr;
----- variables ------
temp .equ 0060h
r_ptr .equ 0061h
iosr_stat .equ 0062h
DACa_ptr .equ 0063h
DACb_ptr .equ 0064h
DACc_ptr .equ 0065h
DACd_ptr .equ 0066h
;-----constants-----
; DAC control bits to be OR'ed onto data
; all fast mode
DACa_control .equ 01000h
DACb_control .equ 05000h
DACc_control .equ 09000h
{\tt DACd\_control\ .equ\ 0d000h}
;----- tables -----
.ds 02000h
sinevals
.word 00800h
.word 0097Ch
.word 00AE9h
.word 00C3Ah
.word 00D61h
.word 00E53h
.word 00F07h
.word 00F76h
.word 00F9Ch
.word 00F76h
.word 00F07h
.word 00E53h
.word 00D61h
.word 00C3Ah
.word 00AE9h
.word 0097Ch
.word 00800h
.word 00684h
.word 00517h
.word 003C6h
.word 0029Fh
.word 001ADh
.word 000F9h
.word 0008Ah
.word 00064h
.word 0008Ah
.word 000F9h
.word 001ADh
.word 0029Fh
.word 003C6h
.word 00517h
.word 00684h
.word 00800h
.word 0097Ch
.word 00AE9h
.word 00C3Ah
.word 00D61h
.word 00E53h
.word 00F07h
.word 00F76h
.word 00F9Ch
.word 00F76h
.word 00F07h
```



```
.word 00E53h
.word 00D61h
.word 00C3Ah
.word 00AE9h
.word 0097Ch
.word 00800h
.word 00684h
.word 00517h
.word 003C6h
.word 0029Fh
.word 001ADh
.word 000F9h
.word 0008Ah
.word 00064h
.word 0008Ah
.word 000F9h
.word 001ADh
.word 0029Fh
.word 003C6h
.word 00517h
.word 00684h
; Main Program
.ps 1000h
.entry
; disable interrupts
setc INTM ; disable maskable interrupts
splk #0ffffh, IFR; clear all interrupts
splk #0004h, IMR; timer interrupts unmasked
; set up the timer
; timer period set by values in PRD and TDDR \,
; period = (CLKOUT1 period) \times (1+PRD) \times (1+TDDR)
; examples for TMS320C203 with 40MHz main clock
; Timer rate TDDR PRD
; 80 kHz 9 24 (18h)
; 50 kHz 9 39 (27h)
prd_val.equ 0018h
tcr_val.equ 0029h
splk #0000h, temp; clear timer
out temp, TIM
splk #prd_val, temp; set PRD
out temp, PRD
splk #tcr_val, temp; set TDDR, and TRB=1 for auto-reload
out temp, TCR
; Configure IOO/1 as outputs to be :
; IOO CS - and set high
; IO1 LDAC - and set high
in temp, ASPCR; configure as output
lacl temp
or #0003h
sacl temp
out temp, ASPCR
in temp, IOSR; set them high
lacl temp
or #0003h
sacl temp
out temp, IOSR
; set up serial port for
; SSPCR.TXM=1 Transmit mode - generate FSX
; SSPCR.MCM=1 Clock mode - internal clock source
; SSPCR.FSM=1 Burst mode
splk #0000Eh, temp
```





```
out temp, SSPCR; reset transmitter
splk #0002Eh, temp
out temp, SSPCR
; reset the rolling pointer
lacl #000h
sacl r ptr
;-----
; enable interrupts
clrc INTM; enable maskable interrupts
; loop forever!
next idle ;wait for interrupt
;all else fails stop here
done b done ; hang there
!----
; Interrupt Service Routines
intl ret ; do nothing and return
int23 ret ; do nothing and return
timer isr:
in iosr_stat, IOSR; store IOSR value into variable space
lacl iosr_stat ; load acc with iosr status
and #0FFFDh ; reset IO1 - LDAC low
sacl temp ;
out temp, IOSR;
or \#0002h; set IO1 - LDAC high
sacl temp ;
out temp, IOSR;
and #0FFFEh; reset IOO - CS low
sacl temp ;
out temp, IOSR;
lacl r_ptr ; load rolling pointer to accumulator
add #sinevals ; add pointer to table start
sacl DACa_ptr ; to get a pointer for next DAC a sample
add #08h; add 8 to get to DAC C pointer
sacl DACc_ptr
add #08h; add 8 to get to DAC B pointer
sacl DACb_ptr
add #08h; add 8 to get to DAC D pointer
sacl DACd_ptr
mar *,ar0 ; set ar0 as current AR
; DAC A
lar ar0, DACa_ptr ; ar0 points to DAC a sample
lacl * ; get DAC a sample into accumulator
or #DACa_control ; OR in DAC A control bits
sacl temp ;
out temp, SDTR; send data
We must wait for transmission to complete before writing next word to the SDTR.;
TLV5614/04 interface does not allow the use of burst mode with the full packet; rate, as
we need a CLKX -ve edge to clock in last bit before FS goes high again,; to allow SPI
compatibility.
rpt #016h ; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
; DAC B
lar ar0, dacb_ptr ; ar0 points to DAC a sample
lacl * ; get DAC a sample into accumulator
or #DACb_control ; OR in DAC B control bits
sacl temp ;
out temp, SDTR; send data
rpt #016h; wait long enough for this configuration
nop ; of MCLK/CLKOUT1 rate
; DAC C
lar ar0, dacc_ptr ; ar0 points to dac a sample
```



```
lacl * ; get DAC a sample into accumulator
or #DACc_control ; OR in DAC C control bits
sacl temp ;
out temp, SDTR; send data
rpt #016h; wait long enough for this configuration
nop ; of MCLK/CLKOUT1 rate
; DAC D
lar ar0, dacd_ptr; ar0 points to DAC a sample
lacl * ; get DAC a sample into accumulator
or #dacd_control ; OR in DAC D control bits
sacl temp ;
out temp, SDTR; send data
lacl r_ptr ; load rolling pointer to accumulator
add #1h ; increment rolling pointer
and #001Fh; count 0-31 then wrap back round
sacl r_ptr ; store rolling pointer
rpt #016h; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
; now take CS high again
lacl iosr_stat ; load acc with iosr status
or #0001h ; set IOO - CS high
sacl temp ;
out temp, IOSR;
clrc intm ; re-enable interrupts
ret ; return from interrupt
.end
```

TLV5614IYZ INTERFACED TO MCS®51 MICROCONTROLLER

Hardware Interfacing

Figure 18 shows an example of how to connect the TLV5614IYZ to an MCS51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update (LDAC), chip select (CS) and frame sync (FS) signals for the TLV5614IYZ. The active low power-down pin (PD) of the TLV5614IYZ is pulled high to ensure that the DACs are enabled.




Figure 18. TLV5614IYZ Interfaced With MCS51

Software

The example is the same as for the TMS320C203 in this data sheet, but adapted for a MCS51 controller. It generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal is the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses LDAC low to update all four DACs simultaneously, then fetches and writes the next sample to all four DACs. The samples are stored as a look-up table, that describes one full period of a sine wave.



The serial port of the controller is used in Mode 0, which transmits eight bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5614IYZ. The \overline{CS} and FS signals are provided in the required fashion through control of IO port 3, which has bit-addressable outputs.

```
Processor: 80C51
; Description:
; This program generates a differential in-phase
(sine) on (OUTA-OUTB) ; and its quadrature (cosine)
as a differential signal on (OUTC-OUTD).
; © 1998, Texas Instruments Inc.
NAME GENIQ
MAIN SEGMENT CODE
ISR SEGMENT CODE
SINTBL SEGMENT CODE
VAR1 SEGMENT DATA
STACK SEGMENT IDATA
; Code start at address 0, jump to start
LJMP start ; Execution starts at address 0 on power-up.
; Code in the timer0 interrupt vector
CSEG AT 0BH
LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh
; Global variables need space allocated
RSEG VAR1
temp ptr: DS 1
rolling ptr: DS 1
; Interrupt service routine for timer 0 interrupts
RSEG ISR
timer0isr:
PUSH PSW
PUSH ACC
CLR INT1 ; pulse LDAC low
SETB INT1 ; to latch all 4 previous values at the same time
; 1st thing done in timer isr => fixed period
CLR TO ; set CS low
; The signal to be output on each DAC is a sine function. One cycle of a sine wave is
; held in a table @ sinevals as 32 samples of msb, lsb pairs (64 bytes).
; We have ; one pointer which rolls round this table, rolling_ptr incrementing by
; 2 bytes (1 sample) on each interrupt (at the end of this routine).
; The DAC samples are read at an offset to this rolling pointer:
; DAC Function Offset from rolling_ptr
; A sine 0
; B inverse sine 32
; C cosine 16
; D inverse cosine48
MOV DPTR, #sinevals; set DPTR to the start of the table of sine signal values
MOV R7, rolling_ptr; R7 holds the pointer into the sine table
MOV A,R7 ; get DAC A msb
MOVC A,@A+DPTR ; msb of DAC A is in the ACC
CLR T1 ; transmit it - set FS low
MOV SBUF, A ; send it out the serial port
INC R7 ; increment the pointer in R7
MOV A,R7; to get the next byte from the table
MOVC A,@A+DPTR; which is the lsb of this sample, now in ACC
A MSB TX:
JNB TI,A_MSB_TX; wait for transmit to complete
CLR TI; clear for new transmit
```



```
MOV SBUF, A ; and send out the 1sb of DAC A
; DAC C next
; DAC C codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives a cosine function
MOV A,R7; pointer in R7
ADD A, #0FH; add 15 - already done one INC
ANL A, #03FH; wrap back round to 0 if > 64
MOV R7,A; pointer back in R7
MOVC A,@A+DPTR ; get DAC C msb from the table
ORL A, #01H ; set control bits to DAC C address
A LSB TX:
JNB TI, A_LSB_TX ; wait for DAC A lsb transmit to complete
SETB T1 ; toggle FS
CLR T1
CLR TI; clear for new transmit
MOV SBUF, A ; and send out the msb of DAC C
INC R7; increment the pointer in R7
MOV A,R7; to get the next byte from the table
MOVC A,@A+DPTR; which is the lsb of this sample, now in ACC
C MSB TX:
JNB TI,C_MSB_TX; wait for transmit to complete
CLR TI; clear for new transmit
MOV SBUF, A ; and send out the 1sb of DAC C
; DAC B next
; DAC B codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives an inverted sine function % \left( 1\right) =\left( 1\right) \left( 1\right) 
MOV A,R7 ; pointer in R7
ADD A, #0FH; add 15 - already done one INC
ANL A, #03FH; wrap back round to 0 if > 64
MOV R7,A; pointer back in R7
MOVC A,@A+DPTR ; get DAC B msb from the table
ORL A, #02H ; set control bits to DAC B address
C LSB TX:
JNB TI,C_LSB_TX ; wait for DAC C lsb transmit to complete
SETB T1 ; toggle FS
CLR T1
CLR TI; clear for new transmit
MOV SBUF, A; and send out the msb of DAC B
; get DAC B LSB
INC R7; increment the pointer in R7
MOV A,R7 ; to get the next byte from the table
MOVC A,@A+DPTR; which is the lsb of this sample, now in ACC
B MSB TX:
JNB TI,B_MSB_TX; wait for transmit to complete
CLR TI ; clear for new transmit
MOV SBUF, A ; and send out the 1sb of DAC B
; DAC D next
; DAC D codes should be taken from 16 bytes (8 samples) further on
; in the sine table - this gives an inverted cosine function
MOV A,R7; pointer in R7
ADD A, #0FH; add 15 - already done one INC
ANL A, #03FH; wrap back round to 0 if > 64
MOV R7,A ; pointer back in R7
MOVC A,@A+DPTR ; get DAC D msb from the table
ORL A, #03H ; set control bits to DAC D address
B_LSB_TX:
JNB TI, B_LSB_TX; wait for DAC B lsb transmit to complete
SETB T1 ; toggle FS
CLR TI ; clear for new transmit
MOV SBUF, A; and send out the msb of DAC D
INC R7; increment the pointer in R7
MOV A,R7; to get the next byte from the table
MOVC A,@A+DPTR ; which is the lsb of this sample, now in ACC
D MSB TX:
JNB TI,D_MSB_TX; wait for transmit to complete
CLR TI ; clear for new transmit
MOV SBUF,A ; and send out the lsb of DAC D \,
; increment the rolling pointer to point to the next sample
; ready for the next interrupt
MOV A, rolling_ptr
ADD A, #02H; add 2 to the rolling pointer
```





```
ANL A, #03FH; wrap back round to 0 if > 64
MOV rolling_ptr,A ; store in memory again
D_LSB_TX:
JNB TI,D_LSB_TX ; wait for DAC D lsb transmit to complete
CLR TI ; clear for next transmit
SETB T1 ; FS high
SETB T0 ; CS high
POP ACC
POP PSW
RETI
; Stack needs definition
RSEG STACK
DS 10h; 16 Byte Stack!
; Main program code
RSEG MAIN
start:
MOV SP, #STACK-1; first set Stack Pointer
MOV SCON, A; set serial port 0 to mode 0
MOV TMOD, #02H ; set timer 0 to mode 2 - auto-reload
MOV TH0, #038H ; set TH0 for 5kHs interrupts
SETB INT1 ; set LDAC = 1
SETB T1 ; set FS = 1
SETB T0 ; set CS = 1
SETB ETO; enable timer 0 interrupts
SETB EA; enable all interrupts
MOV rolling_ptr,A ; set rolling pointer to 0
SETB TR0 ; start timer 0
always:
SJMP always ; while(1) !
RET
; Table of 32 sine wave samples used as DAC data
RSEG SINTBL
sinevals:
DW 01000H
DW 0903EH
DW 05097H
DW 0305CH
DW 0B086H
DW 070CAH
DW OF0E0H
DW OFO6EH
DW 0F039H
DW OF06EH
DW OFOEOH
DW 070CAH
DW 0B086H
DW 0305CH
DW 05097H
DW 0903EH
DW 01000H
DW 06021H
DW 0A0E8H
DW 0C063H
DW 040F9H
DW 080B5H
DW 0009FH
DW 00051H
DW 00026H
DW 00051H
DW 0009FH
DW 080B5H
DW 040F9H
DW 0C063H
DW 0A0E8H
DW 06021H
```



USING THE TLV5614IYZ WAFER CHIP-SCALE PACKAGE (WCSP)

TLV5614 qualifications are done using a wire-bonded small outline (SO) package. The qualifications include: steady state life, thermal shock, ESD, latch-up, biased HAST, autoclave, and characterization. These qualified devices are orderable as TLV5614IDW.

NOTE: The wafer chip-scale package (WCSP) for the TLV5614IYZ uses the same *die* as TLV5614IDW, but is not qualified. WCSP qualification, including board level reliability (BLR), is the responsibility of the customer.

It is recommended that underfill be used for increased reliability. BLR is application-dependent, but may include tests such as: temperature cycling, drop test, key push, bend, vibration, and package shear.


For general guidelines on board assembly of the WCSP, the following documentation provides more details:

- Application Report NanoStar™ & NanoFree™ 300μm Solder Bump WCSP Application—SBVA017
- Design Summary WCSP Little Logic—SCET007B

NOTE: The use of underfill is required and greatly reduces the risk of thermal mismatch fails.

Underfill is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process of underfilling is to dispense the epoxy under the device after die attach reflow. The epoxy adheres to the body of the device and to the printed circuit board (PCB). It reduces stress placed upon the solder joints as a result of the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material typically consists of silica or other fillers to increase modulus of an epoxy, reduce creep sensitivity, and decrease the material TCE.

The recommendation for peak flow temperatures of +220°C to +230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or PCB. Lower peak temperatures may cause nonwets (cold solder joints).



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Figure 19. TLV5614IYZ Bumped Die Package



PACKAGE OPTION ADDENDUM

25-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV5614IYZR	LIFEBUY	DSBGA	YZ	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TLV5614YZ	
TLV5614IYZT	LIFEBUY	DSBGA	YZ	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TLV5614YZ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





25-Aug-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jun-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLV5614IYZR	DSBGA	YZ	16	3000	180.0	8.4	2.15	3.1	0.95	4.0	8.0	Q2
I	TLV5614IYZT	DSBGA	YZ	16	250	180.0	8.4	2.15	3.1	0.95	4.0	8.0	Q2

www.ti.com 9-Jun-2014



*All dimensions are nominal

Device	Package Type	e Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV5614IYZR	DSBGA	YZ	16	3000	220.0	220.0	34.0	
TLV5614IYZT	DSBGA	YZ	16	250	220.0	220.0	34.0	

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.