## 8XC196KD/8XC196KD20 COMMERCIAL CHMOS MICROCONTROLLER

## 87C196KD/32 Kbytes of On-Chip OTPROM 83C196KD/32 Kbytes of ROM

■ 16 MHz and 20 MHz Available

- 1000 Byte Register RAM

■ Register-to-Register Architecture

- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- $1.4 \boldsymbol{\mu s} 16 \times 16$ Multiply ( $\mathbf{2 0} \mathbf{~ M H z ) ~}$

■ $2.4 \mu \mathrm{~s} 32 / 16$ Divide ( 20 MHz )

- Powerdown and Idle Modes
- Five 8-Bit l/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth

■ Full Duplex Serial Port
■ High Speed I/O Subsystem

- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- $\overline{H O L D} / \overline{H L D A}$ Bus Protocol
- OTP One-Time Programmable Version
- Extended Temperature Available

The $8 \times C 196 \mathrm{KD}$ 16-bit microcontroller is a high performance member of the $\mathrm{MCS} ®_{\circledR} 96$ microcontroller family. The $8 \times C 196 \mathrm{KD}$ is an enhanced 80C196KC device with 1000 bytes RAM, 16 MHz operation and an optional 32 Kbytes of ROM/EPROM. Intel's CHMOS III process provides a high performance processor along with low power consumption.

The 8XC196KD has a maximum guaranteed frequency of 16 MHz . The $8 \times \mathrm{C} 196 \mathrm{KD} 20$ has a maximum guaranteed frequency of 20 MHz . Unless otherwise noted, all references to the 8XC196KD also refer to the 8XC196KD20.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. With the extended (express) temperature range option, operational characteristics are guaranteed over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Unless otherwise noted, the specifications are the same for both options.

See the packaging information for extended temperature designators.


Figure 1.8XC196KD Block Diagram

## 87C196KD ENHANCED FEATURE SET

 OVER THE 87C196KC1. The 87C196KD has twice the RAM and twice the OTPROM space of the 87C196KC.
2. The vertical windowing scheme has been extended to allow all 1000 bytes of register RAM to be windowed into the lower register file.


Figure 2. 87C196KD New SFR Bit (CLKOUT Disable)

8XC196KD VERTICAL WINDOWING MAP

Table 1. 128-Byte Windows

| Address to <br> Remap | Device <br> Series | WSR Contents |
| :---: | :--- | :---: |
| 0380 H | KD | $\mathrm{X} 0010111 \mathrm{~B}=17 \mathrm{H}$ |
| 0300 H | KD | $\mathrm{X} 0010110 \mathrm{~B}=16 \mathrm{H}$ |
| 0280 H | KD | $\mathrm{X} 0010101 \mathrm{~B}=15 \mathrm{H}$ |
| 0200 H | KD | $\mathrm{X} 0010100 \mathrm{~B}=14 \mathrm{H}$ |
| 0180 H | $\mathrm{KC}, \mathrm{KD}$ | $\mathrm{X} 0010011 \mathrm{~B}=13 \mathrm{H}$ |
| 0100 H | $\mathrm{KC}, \mathrm{KD}$ | $\mathrm{X} 0010010 \mathrm{~B}=12 \mathrm{H}$ |
| 0080 H | $\mathrm{KC}, \mathrm{KD}$ | $\mathrm{X} 0010001 \mathrm{~B}=11 \mathrm{H}$ |
| 0000 H | $\mathrm{KC}, \mathrm{KD}$ | $\mathrm{X} 0010000 \mathrm{~B}=10 \mathrm{H}$ |

Window in Lower Register File: $80 \mathrm{H} \pm \mathrm{FFH}$
Table 2.64-Byte Windows

| Address to Remap | Device Series | WSR Contents |
| :---: | :---: | :---: |
| 03COH | KD | X010 1111B = 2FH |
| 0380H | KD | X010 1110B = 2EH |
| 0340H | KD | X010 1101B = 2DH |
| 0300H | KD | X010 1100B = 2CH |
| 02COH | KD | X010 1011B = 2BH |
| 0280H | KD | X010 1010B = 2AH |
| 0240H | KD | X010 1001B = 29H |
| 0200H | KD | X010 1000B $=28 \mathrm{H}$ |
| 01COH | KC, KD | X010 0111B $=27 \mathrm{H}$ |
| 0180H | KC, KD | X 010 0110B $=26 \mathrm{H}$ |
| 0140H | KC, KD | X010 0101B $=25 \mathrm{H}$ |
| 0100H | KC, KD | X010 0100B $=24 \mathrm{H}$ |
| 00 COH | KC, KD | X 010 0011B $=23 \mathrm{H}$ |
| 0080H | KC, KD | X010 0010B $=22 \mathrm{H}$ |
| 0040H | KC, KD | X010 0001B $=21 \mathrm{H}$ |
| 0000H | KC, KD | X010 0000B $=20 \mathrm{H}$ |

[^0]Table 3. 32-Byte Windows

| Address to Remap | Device Series | WSR Contents |
| :---: | :---: | :---: |
| 03E0H | KD | X101 1111B = 5FH |
| 03COH | KD | X101 1110B = 5EH |
| 03A0H | KD | X101 1101B = 5DH |
| 0380H | KD | X101 1100B = 5CH |
| 0360H | KD | X101 1011B = 5BH |
| 0340H | KD | X101 1010B = 5AH |
| 0320H | KD | X101 1001B = 59H |
| 0300H | KD | $\mathrm{X} 1011000 \mathrm{~B}=58 \mathrm{H}$ |
| 02EOH | KD | X101 0111B $=57 \mathrm{H}$ |
| 02COH | KD | X101 0110B $=56 \mathrm{H}$ |
| 02A0H | KD | X101 0101B $=55 \mathrm{H}$ |
| 0280H | KD | $X 1010100 \mathrm{~B}=54 \mathrm{H}$ |
| 0260H | KD | X101 0011B $=53 \mathrm{H}$ |
| 0240H | KD | $\mathrm{X} 1010010 \mathrm{~B}=52 \mathrm{H}$ |
| 0220H | KD | $\mathrm{X} 1010001 \mathrm{~B}=51 \mathrm{H}$ |
| 0200H | KD | X101 0000B $=50 \mathrm{H}$ |
| 01E0H | KC, KD | X100 1111B = 4FH |
| 01 COH | KC, KD | X100 1110B = 4EH |
| 01A0H | KC, KD | X100 1101B = 4DH |
| 0180H | KC, KD | X 100 1100B $=4 \mathrm{CH}$ |
| 0160H | KC, KD | X100 1011B = 4BH |
| 0140H | KC, KD | X100 1010B = 4AH |
| 0120H | KC, KD | $X 100$ 1001B $=49 \mathrm{H}$ |
| 0100H | KC, KD | X 100 1000B $=48 \mathrm{H}$ |
| OOEOH | KC, KD | X100 0111B $=47 \mathrm{H}$ |
| 00 COH | KC, KD | $X 1000110 \mathrm{~B}=46 \mathrm{H}$ |
| 00AOH | KC, KD | $\mathrm{X} 1000101 \mathrm{~B}=45 \mathrm{H}$ |
| 0080H | KC, KD | $\mathrm{X} 1000100 \mathrm{~B}=44 \mathrm{H}$ |
| 0060H | KC, KD | $\mathrm{X} 1000011 \mathrm{~B}=43 \mathrm{H}$ |
| 0040H | KC, KD | $\mathrm{X} 1000010 \mathrm{~B}=42 \mathrm{H}$ |
| 0020H | KC, KD | $\mathrm{X} 1000001 \mathrm{~B}=41 \mathrm{H}$ |
| 0000H | KC, KD | X100 0000B $=40 \mathrm{H}$ |

Window in Lower Register File: EOH $\pm$ FFH

## PROCESS INFORMATION

This device is manufactured on PX29.5 or PX29.9, a CHMOS III process. Additional process and reliability information is available in the Intel ${ }^{\circledR}$ Quality System Handbook: http://developer.intel.com/design/quality/quality.htm


Figure 3. The 8XC196KD Family Nomenclature

Table 4. Thermal Characteristics

| Package <br> Type | $\theta_{\text {ja }}$ | $\theta_{\text {jc }}$ |
| :---: | :---: | :---: |
| PLCC | $35^{\circ} \mathrm{C} / \mathrm{W}$ | $13^{\circ} \mathrm{C} / \mathrm{W}$ |
| QFP | $56^{\circ} \mathrm{C} / \mathrm{W}$ | $12^{\circ} \mathrm{C} / \mathrm{W}$ |
| SQFP | $68^{\circ} \mathrm{C} / \mathrm{W}$ | $15.5^{\circ} \mathrm{C} / \mathrm{W}$ |

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel Packaging Handbook (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 5. 8XC196KD Memory Map

| Description | Address |
| :---: | :---: |
| External Memory or I/O | OFFFFH <br> OA000H |
| Internal ROM/OTPROM or External Memory (Determined by EA) | 9FFFH <br> 2080H |
| Reserved. Must contain FFH. (Note 5) | $\begin{aligned} & 207 \mathrm{FH} \\ & 205 \mathrm{EH} \end{aligned}$ |
| PTS Vectors | $\begin{aligned} & 205 \mathrm{DH} \\ & 2040 \mathrm{H} \end{aligned}$ |
| Upper Interrupt Vectors | $\begin{aligned} & 203 \mathrm{FH} \\ & 2030 \mathrm{H} \end{aligned}$ |
| ROM/OTPROM Security Key | $\begin{aligned} & 202 \mathrm{FH} \\ & 2020 \mathrm{H} \end{aligned}$ |
| Reserved. Must contain FFH. (Note 5) | $\begin{aligned} & 201 \mathrm{FH} \\ & 201 \mathrm{AH} \end{aligned}$ |
| Reserved. Must Contain 20H (Note 5) | 2019H |
| CCB | 2018H |
| Reserved. Must contain FFH. (Note 5) | $\begin{aligned} & 2017 \mathrm{H} \\ & 2014 \mathrm{H} \end{aligned}$ |
| Lower Interrupt Vectors | $\begin{aligned} & 2013 \mathrm{H} \\ & 2000 \mathrm{H} \end{aligned}$ |
| Port 3 and Port 4 | $\begin{aligned} & \text { 1FFFH } \\ & \text { 1FFEH } \\ & \hline \end{aligned}$ |
| External Memory | $\begin{aligned} & \text { 1FFDH } \\ & 0400 \mathrm{H} \end{aligned}$ |
| 1000 Bytes Register RAM (Note 1) | 03FFH <br> 0018H |
| CPU SFR's (Notes 1, 3) | $\begin{aligned} & 0017 \mathrm{H} \\ & 0000 \mathrm{H} \end{aligned}$ |

## NOTES:

1. Code executed in locations 0000 H to 03 FFH will be forced external.
2. Reserved memory locations must contain OFFH unless noted.
3. Reserved SFR bit locations must contain 0
4. Refer to 8XC196KC for SFR descriptions.
5. WARNING: Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.


Figure 4. 68-Pin PLCC Package


Figure 5. 80-Pin QFP Package


Figure 6. 80-Pin SQFP Package

## PIN DESCRIPTIONS

| Symbol | Name and Function |
| :---: | :---: |
| $V_{C C}$ | Main supply voltage ( 5 V ). |
| $\mathrm{V}_{\text {SS }}$ | Digital circuit ground ( 0 V ). There are multiple $\mathrm{V}_{\text {SS }}$ pins, all of which must be connected. |
| $V_{\text {REF }}$ | Reference voltage for the $\mathrm{A} / \mathrm{D}$ converter ( 5 V ). $\mathrm{V}_{\text {REF }}$ is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0 . Must be connected for A/D and Port 0 to function. |
| ANGND | Reference ground for the A/D converter. Must be held at nominally the same potential as $\mathrm{V}_{\mathrm{SS}}$. |
| $V_{P P}$ | Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device. |
| XTAL1 | Input of the oscillator inverter and of the internal clock generator. |
| XTAL2 | Output of the oscillator inverter. |
| CLKOUT | Output of the internal clock generator. The frequency of CLKOUT is $1 / 2$ the oscillator frequency. |
| RESET | Reset input and open drain output. |
| BUSWIDTH | Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1 , a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8 -bit cycle occurs. If CCR bit 1 is a 0 , the bus is always an 8 -bit bus. |
| NMI | A positive transition causes a vector through 203EH. |
| INST | Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch. |
| EA | Input for memory select (External Access). EA equal high causes memory accesses to locations 2000 H through 9FFFH to be directed to on-chip ROM/E PROM. EA equal low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode. |
| ALE/ $\overline{\text { ADV }}$ | Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is $\overline{A D V}$, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses. |
| $\overline{\mathrm{RD}}$ | Read signal output to external memory. $\overline{\mathrm{RD}}$ is activated only during external memory reads. |
| WR/WRL | Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. $\overline{\mathrm{WR}} / \overline{\mathrm{WRL}}$ is activated only during external memory writes. |
| $\overline{\mathrm{BHE}} / \overline{\mathrm{WRH}}$ | Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{\text { BHE }}$ will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. $\overline{\mathrm{BHE}} / \overline{\mathrm{WRH}}$ is activated only during external memory writes. |
| READY | Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect. |
| HSI | Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI. 2 and HSI. 3. Two of them (HSI. 2 and HSI.3) are shared with the HSO Unit. |
| HSO | Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI. 3, HSO. 4 and HSO.5. Two of them (HSO. 4 and HSO.5) are shared with the HSI Unit. |

PIN DESCRIPTIONS (Continued)

| Symbol | Name and Function |
| :---: | :---: |
| Port 0 | 8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. |
| Port 1 | 8-bit quasi-bidirectional I/O port. |
| Port 2 | 8-bit multi-functional port. All of its pins are shared with other functions in the 8XC196KD. Pins 2.6 and 2.7 are quasi-bidirectional. |
| Ports 3 and 4 | 8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. |
| $\overline{\text { HOLD }}$ | Bus Hold input requesting control of the bus. |
| $\overline{\text { HLDA }}$ | Bus Hold acknowledge output indicating release of the bus. |
| $\overline{\mathrm{BREQ}}$ | Bus Request output activated when the bus controller has a pending external memory cycle. |
| PMODE | Determines the EPROM programming mode. |
| $\overline{\text { PACT }}$ | A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete. |
| $\overline{\text { PALE }}$ | A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave). |
| $\overline{\text { PROG }}$ | A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave). |
| PVER | A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly. |
| CPVER | Cummulative Program Output Verification. Pin is high if all locations have programmed correctly since entering a programming mode. |
| $\overline{\text { AINC }}$ | Auto Increment. Active low input enables the auto increment mode. Auto increment allows reading or writing sequential EPROM locations without address transactions across the PBUS for each read or write. |

## ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature
Under Bias........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin to $\mathrm{V}_{\mathrm{SS}}$
Except EA and VPP............... -0.5 V to $+7.0 \mathrm{~V}^{(1)}$
Voltage from EA or
VPP to VS or ANGND............................... $1.5 \mathrm{~W}^{(2)}$

## NOTES:

1. This includes VPP and $\overline{E A}$ on ROM or CPU only devices. 2. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.
*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Under Bias Commercial Temp. | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Under Bias Extended Temp. | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Digital Supply Voltage | 4.50 | 5.50 | V |
| $\mathrm{~V}_{\text {REF }}$ | Analog Supply Voltage | 4.00 | 5.50 | V |
| ANGND | Analog Ground Voltage | $\mathrm{V}_{\text {SS }}-0.4$ | $\mathrm{~V}_{\mathrm{SS}}+0.4$ | $\mathrm{~V}(1)$ |
| $\mathrm{F}_{\text {OSC }}$ | Oscillator Frequency (8XC196KD) | 8 | 16 | MHz |
| F OSC | Oscillator Frequency (8XC196KD20) | 8 | 20 | MHz |

NOTE:

1. ANGND and $\mathrm{V}_{\mathrm{SS}}$ should be nominally at the same potential.

DC CHARACTERISTICS (Over Specified Operating Conditions)

| Symbol | Description | Min | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (Note 1) | $0.2 \mathrm{~V}_{C C}+1.0$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis on RESET | 300 |  | mV | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH} 1}$ | Input High Voltage on XTAL 1 | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{V}_{\mathrm{IH} 2}$ | Input High Voltage on RESET | 2.2 | $V_{C C}+0.5$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | $\begin{gathered} 0.3 \\ 0.45 \\ 1.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=200 \mu \mathrm{~A} \\ & \mathrm{IOL}=2.8 \mathrm{~mA} \\ & \mathrm{IOL}=7 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage <br> in RESET on P2.5 (Note 2) |  | 0.8 | V | $\mathrm{l} \mathrm{OL}=+0.4 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage <br> (Standard Outputs) (Note 4) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.3 \\ & \mathrm{~V}_{\mathrm{CC}}-0.7 \\ & \mathrm{~V}_{\mathrm{CC}}-1.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OH1 }}$ | Output High Voltage <br> (Quasi-bidirectional Outputs) <br> (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.3 \\ & \mathrm{~V}_{\mathrm{CC}}-0.7 \\ & \mathrm{~V}_{\mathrm{CC}}-1.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-30 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-60 \mu \mathrm{~A} \end{aligned}$ |

## DC CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

| Symbol | Description | Min | Typ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{I}} \mathrm{OH} 1$ | Logical 1 Output Current in Reset on P2.0. Do not exceed this or device may enter test modes. | -0.8 |  |  | mA | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |
| IIL2 | Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry. |  |  | -12.0 | mA | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| ${ }_{1 / H 1}$ | Logical 1 Input Current. Maximum current that external device must source to initiate NMI. |  |  | +200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current (Std. Inputs) (Note 5) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LI } 1}$ | Input Leakage Current (Port 0) |  |  | $\pm 3$ | $\mu \mathrm{A}$ | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {REF }}$ |
| $\mathrm{I}_{\text {TL }}$ | 1 to 0 Transition Current (QBD Pins) |  |  | -650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| IIL | Logical 0 Input Current (QBD Pins) |  |  | -70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| IL1 | AD Bus in Reset |  |  | -70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| ICC | Active Mode Current in Reset (8XC196KD) |  | 65 | 75 | mA | $\begin{aligned} & \text { XTAL1 }=16 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V} \end{aligned}$ |
| ICC | Active Mode Current in Reset (8XC196KD20) |  | 80 | 92 | mA | $\begin{aligned} & \text { XTAL1 }=20 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V} \end{aligned}$ |
| IIDLE | Idle Mode Current (8XC196KD) |  | 17 | 25 | mA | $\begin{aligned} & \text { XTAL1 }=16 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\text {REF }}=5.5 \mathrm{~V} \end{aligned}$ |
| IIDLE | Idle Mode Current (8XC196KD20) |  | 21 | 30 | mA | $\begin{aligned} & \mathrm{XTAL1}=20 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V} \end{aligned}$ |
| IPD | Powerdown Mode Current |  | 8 | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ |
| IREF | A/D Converter Reference Current |  | 2 | 5 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ |
| R RST | Reset Pullup Resistor | 6K |  | 65K | $\Omega$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.0 \mathrm{~V}$ |
| $\mathrm{C}_{S}$ | Pin Capacitance (Any Pin to $V_{\text {SS }}$ ) |  |  | 10 | pF |  |

NOTES:

1. All pins except RESET and XTAL1.
2. Violating these specifications in Reset may cause the part to enter test modes.
3. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
4. Standard Outputs include ADO $\pm 15, \overline{R D}, \overline{W R}$, ALE, $\overline{B H E}$, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4,

TXD/P2.0 and RXD (in serial mode 0). The $V_{O H}$ specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
5. Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
6. Maximum current per pin must be externally limited to the following values if $\mathrm{V}_{\mathrm{OL}}$ is held above 0.45 V or $\mathrm{V}_{\mathrm{OH}}$ is held below $\mathrm{V}_{\mathrm{CC}}-0.7 \mathrm{~V}$ :

IoL on Output pins: 10 mA
$l_{\mathrm{OH}}$ on quasi-bidirectional pins: self limiting
$\mathrm{IOH}^{\circ}$ on Standard Output pins: 10 mA
7. Maximum current per bus pin (data and control) during normal operation is $\pm 3.2 \mathrm{~mA}$.
8. During normal (non-transient) conditions the following total current limits apply:
Port 1, P2.6
IOL: 29 mA
HSO, P2.0, RXD RESET
OH is self limiting

P2.5, P2.7, WR, BHE
IOL: 29 mA
$\mathrm{I}_{\mathrm{OL}}: 13 \mathrm{~mA}$
IOL: 52 mA
RD, ALE, INST $\pm$ CLKOUT I 13 mA
$\mathrm{IOH}_{\mathrm{OH}} 11 \mathrm{~mA}$
$\mathrm{I}_{\mathrm{OH}:} 52 \mathrm{~mA}$
$\mathrm{IOH:}^{13 \mathrm{~mA}}$


Figure 7. ICC and IIDLE vs Frequency

## AC CHARACTERISTICS

For use over specified operating conditions.
Test Conditions: Capacitive load on all pins $=100 \mathrm{pF}$, Rise and fall times $=10 \mathrm{~ns}, \mathrm{Fosc}_{\text {O }}=16 / 20 \mathrm{MHz}$
The system must meet these specifications to work with the 80C196KD:

| Symbol | Description | Min | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {AVYV }}$ | Address Valid to READY Setup |  | $2 \mathrm{~T}_{\mathrm{OSC}}-68$ | ns |  |
| $\mathrm{~T}_{\text {YLYH }}$ | Non READY Time | No upper limit |  | ns |  |
| $\mathrm{T}_{\mathrm{CLYX}}$ | READY Hold after CLKOUT Low | 0 | $\mathrm{~T}_{\mathrm{OSC}}-30$ | ns | (Note 1) |
| $\mathrm{T}_{\text {LLYX }}$ | READY Hold after ALE Low | $\mathrm{T}_{\mathrm{OSC}}-15$ | $2 \mathrm{~T}_{\mathrm{OSC}}-40$ | ns | (Note 1) |
| $\mathrm{T}_{\text {AVGV }}$ | Address Valid to Buswidth Setup |  | $2 \mathrm{~T}_{\mathrm{OSC}}-68$ | ns |  |
| $\mathrm{~T}_{\text {CLGX }}$ | Buswidth Hold after CLKOUT Low | 0 |  | ns |  |
| $\mathrm{~T}_{\text {AVDV }}$ | Address Valid to Input Data Valid |  | $3 \mathrm{~T}_{\mathrm{OSC}}-55$ | ns | (Note 2) |
| $\mathrm{T}_{\text {RLDV }}$ | $\overline{\text { RD Active to Input Data Valid }}$ |  | $\mathrm{T}_{\mathrm{OSC}}-22$ | ns | (Note 2) |
| $\mathrm{T}_{\text {CLDV }}$ | CLKOUT Low to Input Data Valid |  | $\mathrm{T}_{\mathrm{OSC}}-45$ | ns |  |
| $\mathrm{~T}_{\text {RHDZ }}$ | End of $\overline{R D}$ to Input Data Float |  | $\mathrm{T}_{\mathrm{OSC}}$ | ns |  |
| $\mathrm{T}_{\text {RXDX }}$ | Data Hold after $\overline{\text { RD Inactive }}$ | 0 |  | ns |  |

## NOTES:

1. If max is exceeded, additional wait states will occur.
2. If wait states are used, add 2 TOSC * N , where $\mathrm{N}=$ number of wait states.

AC CHARACTERISTICS (Continued)
For use over specified operating conditions.
Test Conditions: Capacitive load on all pins $=100 \mathrm{pF}$, Rise and fall times $=10 \mathrm{~ns}$, F OSC $=16 / 20 \mathrm{MHz}$
The 80C196KD will meet these specifications:

| Symbol | Description | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $F_{\text {XTAL }}$ | Frequency on XTAL1 (8XC196KD) | 8 | 16 | MHz | (Note 1) |
| $\mathrm{F}_{\text {XTAL }}$ | Frequency on XTAL1 (8XC196KD20) | 8 | 20 | MHz | (Note 1) |
| Tosc | I/F XTAL (8XC196KD) | 62.5 | 125 | ns |  |
| Tosc | I/F XTAL (8XC196KD20) | 50 | 125 | ns |  |
| $\mathrm{T}_{\text {XHCH }}$ | XTAL1 High to CLKOUT High or Low | +20 | +110 | ns |  |
| TCLCL | CLKOUT Cycle Time | 2 T OSC |  | ns |  |
| TCHCL | CLKOUT High Period | Tosc - 10 | Tosc ${ }^{+15}$ | ns |  |
| TCLLH | CLKOUT Falling Edge to ALE Rising | -5 | +15 | ns |  |
| TLLCH | ALE Falling Edge to CLKOUT Rising | -20 | +15 | ns |  |
| TLHLH | ALE Cycle Time | 4 Tosc |  | ns | (Note 4) |
| TLHLL | ALE High Period | Tosc - 10 | Tosc +10 | ns |  |
| T AVLL | Address Setup to ALE Falling Edge | Tosc - 15 |  |  |  |
| TLLAX | Address Hold after ALE Falling Edge | Tosc - 35 |  | ns |  |
| TLLRL | ALE Falling Edge to RD Falling Edge | Tosc - 30 |  | ns |  |
| TrLCL | $\overline{\mathrm{RD}}$ Low to CLKOUT Falling Edge | +4 | +30 | ns |  |
| TRLRH | RD Low Period | Tosc - 5 |  | ns | (Note 4) |
| $\mathrm{T}_{\text {RHLH }}$ | $\overline{\mathrm{RD}}$ Rising Edge to ALE Rising Edge | Tosc | Tosc +25 | ns | (Note 2) |
| TrLAZ | $\overline{\mathrm{RD}}$ Low to Address Float |  | +5 | ns |  |
| TLLWL | ALE Falling Edge to $\overline{\mathrm{WR}}$ Falling Edge | Tosc - 10 |  | ns |  |
| TCLWL | CLKOUT Low to WR Falling Edge | 0 | +25 | ns |  |
| T QVWH | Data Stable to $\overline{\text { WR Rising Edge }}$ | Tosc - 23 |  |  | (Note 4) |
| TCHWH | CLKOUT High to WR Rising Edge | -5 | +15 | ns |  |
| TWLWH | $\overline{\text { WR Low Period }}$ | Tosc - 20 |  | ns | (Note 4) |
| TWHQX | Data Hold after WR Rising Edge | Tosc - 25 |  | ns |  |
| TWHLH | $\overline{\text { WR Rising Edge to ALE Rising Edge }}$ | Tosc - 10 | Tosc +15 | ns | (Note 2) |
| TWHBX | BHE, INST after $\overline{\text { WR }}$ Rising Edge | Tosc - 10 |  | ns |  |
| TWHAX | AD8 $\pm 15$ HOLD after WR Rising | Tosc - 30 |  | ns | (Note 3) |
| TRHBX | $\overline{B H E}$, INST after $\overline{\text { RD }}$ Rising Edge | Tosc - 10 |  | ns |  |
| $\mathrm{T}_{\text {RHAX }}$ | AD8 $\pm 15$ HOLD after RD Rising | Tosc - 25 |  | ns | (Note 3) |

## NOTES:

1. Testing performed at 8 MHz . However, the device is static by design and will typically operate below 1 Hz
2. Assuming back-to-back bus cycles.
3. 8-Bit bus only.
4. If wait states are used, add $2 \mathrm{~T}_{\text {OSC }}{ }^{*} \mathrm{~N}$, where $\mathrm{N}=$ number of wait states.

## System Bus Timings



8XC196KD/8XC196KD20

READY Timings (One Wait State)


Buswidth Timings


## HOLD/HLDA TIMINGS

| Symbol | Description | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{HVCH}}$ | HOLD Setup | +55 |  | ns | (Note 1) |
| T CLHAL | CLKOUT Low to HLDA Low | -15 | +15 | ns |  |
| TCLBRL | CLKOUT Low to BREQ Low | -15 | +15 | ns |  |
| THALAZ | HLDA Low to Address Float |  | +15 | ns |  |
| THALBZ | HLDA Low to $\overline{\mathrm{BHE}}$, INST, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ Weakly Driven |  | +20 | ns |  |
| T CLHAH | CLKOUT Low to HLDA High | -15 | +15 | ns |  |
| TCLBRH | CLKOUT Low to $\overline{\mathrm{BREQ}}$ High | -15 | +15 | ns |  |
| THAHAX | HLDA High to Address No Longer Float | -15 |  | ns |  |
| THAHBV | HLDA High to BHE, INST, RD, WR Valid | -10 | +15 | ns |  |
| TCLLH | CLKOUT Low to ALE High | -5 | +15 | ns |  |

## NOTE:

1. To guarantee recognition at next clock

DC SPECIFICATIONS IN HOLD

| Description | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Weak Pullups on $\overline{A D V}, \overline{\mathrm{RD}}$, <br> $\mathrm{WR}, \mathrm{WRL}, \mathrm{BHE}$ | 50 K | 250 K | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
| Weak Pulldowns on ALE, INST | 10 K | 50 K | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4$ |



MAXIMUM HOLD LATENCY

| Bus Cycle Type |  |
| :---: | :---: |
| Internal Execution | 1.5 States |
| 16-Bit External Execution | 2.5 States |
| 8-Bit External Execution | 4.5 States |

EXTERNAL CLOCK DRIVE (8XC196KD)

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $1 / \mathrm{T}_{\text {XLXL }}$ | Oscillator Frequency | 8 | 16.0 | MHz |
| $\mathrm{T}_{\mathrm{XLXL}}$ | Oscillator Period | 62.5 | 125 | ns |
| $\mathrm{~T}_{\mathrm{XHXX}}$ | High Time | 20 |  | ns |
| $\mathrm{~T}_{\mathrm{XLXX}}$ | Low Time | 20 |  | ns |
| $\mathrm{~T}_{\mathrm{XLXH}}$ | Rise Time |  | 10 | ns |
| $\mathrm{~T}_{\mathrm{XHXL}}$ | Fall Time |  | 10 | ns |

EXTERNAL CLOCK DRIVE (8XC196KD20)

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :--- | :---: | :---: |
| $1 / T_{\text {XLXL }}$ | Oscillator Frequency | 8 | 20.0 | MHz |
| $\mathrm{T}_{\text {XLXL }}$ | Oscillator Period | 50 | 125 | ns |
| $\mathrm{~T}_{\mathrm{XHXX}}$ | High Time | 17 |  | ns |
| $\mathrm{~T}_{\mathrm{XLXX}}$ | Low Time | 17 |  | ns |
| $\mathrm{~T}_{\mathrm{XLXH}}$ | Rise Time |  | 8 | ns |
| $\mathrm{~T}_{\mathrm{XHXL}}$ | Fall Time |  | 8 | ns |

EXTERNAL CLOCK DRIVE WAVEFORMS


## EXTERNAL CRYSTAL CONNECTIONS



NOTE:
Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and $\mathrm{V}_{\mathrm{SS}}$. When using ceramic crystals, $\mathrm{C} 1=20 \mathrm{pF}, \mathrm{C} 2=20 \mathrm{pF}$. When using ceramic resonators consult manufacturer for recommended capacitor values.

AC TESTING INPUT, OUTPUT WAVEFORMS


EXTERNAL CLOCK CONNECTIONS


NOTE:
*Required if TTL driver used.
Not needed if CMOS driver is used.

FLOAT WAVEFORMS


For Timing Purposes a Port Pin is no Longer Floating when a 150 mV change from Load Voltage Occurs, and Begins to Float when a 150 mV change from the Loaded $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$ Level occurs; $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}= \pm 15 \mathrm{~mA}$.

## EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

## Conditions:

H. High

L- Low
V - Valid
X - No Longer Valid
Z- Floating

## Signals:

A - Address
B - BHE
C. CLKOUT

D - DATA
G - Buswidth
H- HOLD
HA - $\overline{\text { HLDA }}$
L- ALE/ADV
BR - $\overline{B R E Q}$
R- $\overline{R D}$
W- $\overline{\mathrm{WR}} / \overline{\mathrm{WRH}} / \overline{\mathrm{WRL}}$
X - XTAL1
Y - READY
Q - Data Out

AC CHARACTERISTICS-SERIAL PORT-SHIFT REGISTER MODE
SERIAL PORT TIMING-SHIFT REGISTER MODE (MODEO)

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| TXLXL | Serial Port Clock Period (BRR $\geq 8002 \mathrm{H}$ ) | 6 Tosc |  | ns |
| $\mathrm{T}_{\text {XLXH }}$ | Serial Port Clock Falling Edge to Rising Edge (BRR $\geq 8002 \mathrm{H}$ ) | 4 Tosc -50 | $4 \mathrm{~T}_{\text {OSC }}+50$ | ns |
| TXLXL | Serial Port Clock Period (BRR = 8001H) | 4 Tosc |  | ns |
| TXLXH | Serial Port Clock Falling Edge to Rising Edge (BRR $=8001 \mathrm{H}$ ) | $2 \mathrm{Tosc}^{-50}$ | $2 \mathrm{~T}_{\text {OSC }}+50$ | ns |
| T ${ }_{\text {QVXH }}$ | Output Data Valid to Clock Rising Edge | $2 \mathrm{TOSC}^{-50}$ |  | ns |
| $\mathrm{T}_{\text {XHQX }}$ | Output Data Hold after Clock Rising Edge | $2 \mathrm{~T}_{\text {Osc }}-50$ |  | ns |
| $\mathrm{T}_{\text {XHQV }}$ | Next Output Data Valid after Clock Rising Edge |  | $2 \mathrm{~T}_{\text {OSC }}+50$ | ns |
| $\mathrm{T}_{\text {DVXH }}$ | Input Data Setup to Clock Rising Edge | Tosc +50 |  | ns |
| TXHDX | Input Data Hold after Clock Rising Edge | 0 |  | ns |
| $\mathrm{T}_{\mathrm{XHQZ}}$ | Last Clock Rising to Output Float |  | 1 Tosc | ns |

WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE
SERIAL PORT WAVEFORM-SHIFT REGISTER MODE (MODE 0)


## A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of $V_{R E F}$.

## 10-BIT MODE A/D OPERATING CONDITIONS

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Commercial Temp. | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Extended Temp. | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Digital Supply Voltage | 4.50 | 5.50 | V |
| $\mathrm{~V}_{\text {REF }}$ | Analog Supply Voltage | 4.00 | 5.50 | V |
| ANGND | Analog Ground Voltage | $\mathrm{V}_{\mathrm{SS}}-0.40$ | $\mathrm{~V}_{\mathrm{CC}}+0.40$ | V |
| $\mathrm{~T}_{\text {SAM }}$ | Sample Time | 1.0 |  | $\mu \mathrm{~s}(1)$ |
| $\mathrm{T}_{\text {CONV }}$ | Conversion Time | 10 | 20 | $\mu \mathrm{~s}(1)$ |
| $\mathrm{F}_{\text {OSC }}$ | Oscillator Frequency (8XC196KD) | 8.0 | 16.0 | MHz |
| FOSC | Oscillator Frequency (8XC196KD20) | 8.0 | 20.0 | MHz |

NOTE:

1. The value of $A D_{-}$TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

| Parameter | Typical ${ }^{(1)}$ | Minimum | Maximum | Units* | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  | $\begin{gathered} 1024 \\ 10 \end{gathered}$ | $\begin{gathered} 1024 \\ 10 \end{gathered}$ | Levels Bits |  |
| Absolute Error |  | 0 | $\pm 3$ | LSBs |  |
| Full Scale Error | $0.25 \pm 0.5$ |  |  | LSBs |  |
| Zero Offset Error | $0.25 \pm 0.5$ |  |  | LSBs |  |
| Non-Linearity | $1.0 \pm 2.0$ | 0 | $\pm 3$ | LSBs |  |
| Differential Non-Linearity Error |  | >-1 | +2 | LSBs |  |
| Channel-to-Channel Matching | $\pm 0.1$ | 0 | $\pm 1$ | LSBs |  |
| Repeatability | $\pm 0.25$ |  |  | LSBs |  |
| Temperature Coefficients: Offset Full Scale Differential Non-Linearity | $\begin{aligned} & 0.009 \\ & 0.009 \\ & 0.009 \end{aligned}$ |  |  | LSB $/{ }^{\circ} \mathrm{C}$ LSB $/{ }^{\circ} \mathrm{C}$ $\mathrm{LSB} /{ }^{\circ} \mathrm{C}$ |  |
| Off Isolation |  | -60 |  | dB | 2, 3 |
| Feedthrough | -60 |  |  | dB | 2 |
| $\mathrm{V}_{\text {CC }}$ Power Supply Rejection | -60 |  |  | dB | 2 |
| Input Series Resistance |  | 750 | 1.2K | $\Omega$ | 4 |
| Voltage on Analog Input Pin |  | ANGND - 0.5 | $\mathrm{V}_{\text {REF }}+0.5$ | V | 5,6 |
| DC Input Leakage |  | 0 | $\pm 3.0$ | $\mu \mathrm{A}$ |  |
| Sampling Capacitor | 3 |  |  | pF |  |

## NOTES:

*An "LSB" as used here has a value of approxiimately 5 mV . (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms.)

1. These values are expected for most parts at $25^{\circ} \mathrm{C}$ but are not tested or guaranteed.
2. DC to 100 KHz .
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if the pin current is limited to $\pm 2 \mathrm{~mA}$.
6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
7. All conversions performed with processor in IDLE mode.

## 8-BIT MODE A/D OPERATING CONDITIONS

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Commercial Temp. | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Extended Temp. | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Digital Supply Voltage | 4.50 | 5.50 | V |
| $\mathrm{~V}_{\text {REF }}$ | Analog Supply Voltage | 4.00 | 5.50 | V |
| ANGND | Analog Ground Voltage | $\mathrm{V}_{\mathrm{SS}}-0.40$ | $\mathrm{~V}_{\mathrm{SS}}+0.40$ | V |
| $\mathrm{~T}_{\text {SAM }}$ | Sample Time | 1.0 |  | $\mu \mathrm{~s}(1)$ |
| $\mathrm{T}_{\text {CONV }}$ | Conversion Time | 7 | 20 | $\mu \mathrm{~s}(1)$ |
| $\mathrm{F}_{\text {OSC }}$ | Oscillator Frequency (8XC196KD) | 8.0 | 16.0 | MHz |
| $\mathrm{F}_{\text {OSC }}$ | Oscillator Frequency (8XC196KD20) | 8.0 | 20.0 | MHz |

NOTE:

1. The value of $A D_{-}$TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

| Parameter | Typical ${ }^{(1)}$ | Minimum | Maximum | Units* | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  | $\begin{gathered} 256 \\ 8 \end{gathered}$ | $\begin{gathered} 256 \\ 8 \end{gathered}$ | Levels Bits |  |
| Absolute Error |  | 0 | $\pm 1$ | LSBs |  |
| Full Scale Error | $\pm 0.5$ |  |  | LSBs |  |
| Zero Offset Error | $\pm 0.5$ |  |  | LSBs |  |
| Non-Linearity |  | 0 | $\pm 1$ | LSBs |  |
| Differential Non-Linearity Error |  | >-1 | +1 | LSBs |  |
| Channel-to-Channel Matching |  |  | $\pm 1$ | LSBs |  |
| Repeatability | $\pm 0.25$ |  |  | LSBs |  |
| Temperature Coefficients: Offset Full Scale Differential Non-Linearity | $\begin{aligned} & 0.003 \\ & 0.003 \\ & 0.003 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{LSB} /{ }^{\circ} \mathrm{C} \\ & \mathrm{LSB} /{ }^{\circ} \mathrm{C} \\ & \mathrm{LSB} /{ }^{\circ} \mathrm{C} \end{aligned}$ |  |
| Off Isolation |  | -60 |  | dB | 2, 3 |
| Feedthrough | -60 |  |  | dB | 2 |
| $\mathrm{V}_{\text {CC }}$ Power Supply Rejection | -60 |  |  | dB | 2 |
| Input Series Resistance |  | 750 | 1.2K | $\Omega$ | 4 |
| Voltage on Analog Input Pin |  | $\mathrm{V}_{\text {SS }}-0.5$ | $\mathrm{V}_{\text {REF }}+0.5$ | V | 5,6 |
| DC Input Leakage |  | 0 | $\pm 3.0$ | $\mu \mathrm{A}$ |  |
| Sampling Capacitor | 3 |  |  | pF |  |

NOTES:
*An "LSB" as used here has a value of approximately 20 mV . (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at $25^{\circ} \mathrm{C}$ but are not tested or guaranteed.
2. DC to 100 KHz .
3. Multiplexer Break-Before-Make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. These values may be exceeded if pin current is limited to $\pm 2 \mathrm{~mA}$.
6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
7. All conversions performed with processor in IDLE mode.

## OTPROM SPECIFICATIONS

## OPERATING CONDITIONS

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature During Programming | 20 | 30 | C |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage During Programming | 4.5 | 5.5 | $\mathrm{~V}(1)$ |
| $\mathrm{V}_{\text {REF }}$ | Reference Supply Voltage During Programming | 4.5 | 5.5 | $\mathrm{~V}(1)$ |
| $\mathrm{V}_{\text {PP }}$ | Programming Voltage | 12.25 | 12.75 | $\mathrm{~V}(2)$ |
| $\mathrm{V}_{\text {EA }}$ | EA Pin Voltage | 12.25 | 12.75 | $\mathrm{~V}(2)$ |
| $\mathrm{F}_{\text {OSC }}$ | Oscillator Frequency during Auto and Slave <br> Mode Programming | 6.0 | 8.0 | MHz |
| FOSC $^{\text {FosC }}$ | Oscillator Frequency during <br> Run-Time Programming (8XC196KD) | 6.0 | 16.0 | MHz |
| Oscillator Frequency during <br> Run-Time Programming (8XC196KD20) | 6.0 | 20.0 | MHz |  |

## NOTES:

1. $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{REF}}$ should nominally be at the same voltage during programming
2. $V_{P P}$ and $V_{E A}$ must never exceed the maximum specification, or the device may be damaged.
3. $\mathrm{V}_{\mathrm{SS}}$ and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming $=150 \mathrm{pF}$.

## AC OTPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

| Symbol | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| TSHLL | Reset High to First PALE Low | 1100 |  | Tosc |
| TLLLH | PALE Pulse Width | 50 |  | Tosc |
| $\mathrm{T}_{\text {AVLL }}$ | Address Setup Time | 0 |  | Tosc |
| TLLAX | Address Hold Time | 100 |  | Tosc |
| TPLDV | PROG Low to Word Dump Valid |  | 50 | Tosc |
| TPHDX | Word Dump Data Hold |  | 50 | Tosc |
| T DVPL | Data Setup Time | 0 |  | Tosc |
| TPLDX | Data Hold Time | 400 |  | Tosc |
| $\mathrm{TPLPH}^{(1)}$ | PROG Pulse Width | 50 |  | Tosc |
| $\mathrm{T}_{\text {PHLL }}$ | $\overline{\text { PROG High to Next } \overline{\text { PALE }} \text { Low }}$ | 220 |  | Tosc |
| TLHPL | PALE High to PROG Low | 220 |  | Tosc |
| $\mathrm{T}_{\text {PHPL }}$ | $\overline{\text { PROG }}$ High to Next $\overline{\text { PROG }}$ Low | 220 |  | Tosc |
| TPHIL | $\overline{\text { PROG }}$ High to AINC Low | 0 |  | Tosc |
| $\mathrm{T}_{\text {ILIH }}$ | $\overline{\text { AINC Pulse Width }}$ | 240 |  | Tosc |
| TILVH | PVER Hold after AINC Low | 50 |  | Tosc |
| TILPL | $\overline{\text { AlNC Low to PROG Low }}$ | 170 |  | Tosc |
| TPHVL | $\overline{\text { PROG }}$ High to $\overline{\text { PVER }}$ Valid |  | 220 | Tosc |

## NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm
intel.
DC OTPROM PROGRAMMING CHARACTERISTICS

| Symbol | Description | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $I_{\text {PP }}$ | $V_{\text {PP }}$ Supply Current (When Programming) |  | 100 | mA |

NOTE:
Do not apply $\mathrm{V}_{\mathrm{PP}}$ until $\mathrm{V}_{\mathrm{CC}}$ is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

OTPROM PROGRAMMING WAVEFORMS

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE


SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT


SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT


## 8XC196KC TO 8XC196KD DESIGN

 CONSIDERATIONS1. Memory Map. The 8XC196KD has 1024 bytes of RAM/SFRs and 32K of OTPROM. The extra 512 bytes of RAM reside in locations 0200 H to 03FFH, and the extra 16 Kbytes of OTPROM reside in locations 6000 H to 9FFFH. On the 87C196KC these locations are always external, so KC code may have to be modified to run on the KD.
2. The vertical window scheme has been extended to include all on-chip RAM.
3. IOC3.1 controls the CLKOUT signal. This bit must be 0 to enable CLKOUT.
4. The 87C196KD has a different autoprogramming algorithm to support 32 K of on-chip OTPROM.

## 8XC196KD ERRATA

1. 83C196KD can possibly miss interrupts on P0.7. See techbit MC0893.

## DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "D" and "E" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are important differences between the

## 272145-004 and 272145-005 datasheets:

1. Package prefix variables have been changed.

Variables are now indicated with an "x".

The following are important differences between the 272145-002 and 272145-003 data sheets:

1. $I_{\text {IL1 }}$ specification (logic 0 input current in reset) was misnamed. It is renamed $\mathrm{I}_{\mathrm{IL} 2}$.
2. $T_{L L Y V}$ and TLLGV were removed. These specifications are not necessary for high-speed system designs.
3. An errata with 83C196KD P0.7 EXTINT was added to the errata section.

The following are important differences between the 272145-001 and 272145-002 data sheets:

1. Added 20 MHz specifications.
2. Added 80-lead SQFP package pinout.
3. Changed QFP Package $\theta_{J A}$ to $56^{\circ} \mathrm{C} / \mathrm{W}$ from $42^{\circ} \mathrm{C} / \mathrm{W}$.
4. Changed $\mathrm{V}_{\mathrm{HYS}}$ to 300 mV from 150 mV .
5. Changed IICC Typical specification at 16 MHz to 65 mA from 50 mA .
6. Changed Icc Maximum specification at 16 MHz to 75 mA from 70 mA .
7. Changed IIDLE Typical specification to 17 mA from 15 mA .
8. Changed IIDLE Maximum specification to 25 mA from 30 mA .
9. Changed IPD Typical specification to $8 \mu \mathrm{~A}$ from $15 \mu \mathrm{~A}$.
10. Added IPD Maximum specification.
11. Changed $\mathrm{T}_{\text {CLDV }}$ Maximum specification to Tosc - 45 from Tosc - 50.
12. Changed TLLAX Minimum specification to Tosc - 35 from Tosc - 40.
13. Changed $\mathrm{T}_{\mathrm{CHWH}}$ Minimum specification to -5 from -10.
14. Changed $\mathrm{T}_{\text {RHAX }}$ Minimum specification to Tosc - 25 from TOSC - 30 .
15. Changed Thalaz Maximum specification to +15 from +10 .
16. Changed ThALBZ Maximum specification to +20 from +15 .
17. Added $\mathrm{T}_{\text {HAHBV }}$ Maximum specification.
18. Changed $\mathrm{T}_{\text {SAM }}$ for 10 -bit mode to $1 \mu \mathrm{~s}$ from $3 \mu \mathrm{~s}$.
19. Changed $\mathrm{T}_{\text {SAM }}$ for 8 -bit mode to $1 \mu \mathrm{~s}$ from $2 \mu \mathrm{~s}$.
20. Changed $\mathrm{I}_{\mathrm{IH} 1}$ test condition to $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ from 5.5 V .
21. Changed $\mathrm{I}_{\mathrm{H} 1}$ maximum specification to +200 $\mu \mathrm{A}$ from $+100 \mu \mathrm{~A}$.
22. Removed NMI from list of standard inputs.
23. Updated $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\text {IDLE }}$ vs frequency graph.
24. Updated note under DC EPROM Programming Characteristics.
25. Changed $\mathrm{I}_{\mathrm{LI}}$ maximum specification to -12 mA from -6 mA .

[^0]:    Window in Lower Register File: $\mathrm{COH} \pm \mathrm{FFH}$

