Preferred Device

# Advance Information

# Power MOSFET 10 Amps, 400 Volts

# N-Channel TO-220 and D<sup>2</sup>PAK

Designed for high voltage, high speed switching applications in power supplies, converters, power motor controls and bridge circuits.

### **Features**

- Higher Current Rating
- Lower R<sub>DS(on)</sub>
- Lower Capacitances
- Lower Total Gate Charge
- Tighter V<sub>SD</sub> Specifications
- Avalanche Energy Specified

## **Typical Applications**

- Switch Mode Power Supplies
- PWM Motor Controls
- Converters
- Bridge Circuits

# MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	400	Vdc
Drain–Gate Voltage ( $R_{GS}$ = 1.0 $M\Omega$ )	$V_{DGR}$	400	Vdc
Gate-Source Voltage - Continuous - Non-Repetitive (t <sub>p</sub> ≤10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc
Drain  - Continuous  - Continuous @ 100°C  - Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	10 7.5 35	Adc
Total Power Dissipation Derate above 25°C	PD	142 1.14	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	ô
Single Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 100 \text{ Vdc}, V_{GS} = 10 \text{ Vdc},$ $I_L = 10 \text{ A}, L = 10 \text{ mH}, R_G = 25 \Omega$ )	E <sub>AS</sub>	500	mJ
Thermal Resistance  - Junction-to-Case  - Junction-to-Ambient  - Junction-to-Ambient (Note 1.)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	0.88 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

 When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a new product. Specifications and information herein are subject to change without notice.




# ON Semiconductor™


http://onsemi.com

# 10 AMPERES 400 VOLTS

 $R_{DS(on)} = 500 \text{ m}\Omega$ 



# MARKING DIAGRAMS AND PIN ASSIGNMENTS



# ORDERING INFORMATION

Device	Package	Shipping
NTP10N40	TO-220AB	50 Units/Rail
NTB10N40	D <sup>2</sup> PAK	50 Units/Rail
NTB10N40T4	D <sup>2</sup> PAK	800/Tape & Reel

**Preferred** devices are recommended choices for future use and best overall value.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)


Ch	Symbol	Min	Тур	Max	Unit	
FF CHARACTERISTICS						_
Drain-to-Source Breakdown Vo	S .	V <sub>(BR)DSS</sub>				Vdc
(V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdd Temperature Coefficient (Posi	•		400	- 475	_	mV/°C
Zero Gate Voltage Collector Cur	,	1		170		
(V <sub>DS</sub> = 400 Vdc, V <sub>GS</sub> = 0 Vdc		I <sub>DSS</sub>	_	_	10	μAdc
$(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$			-	-	100	
Gate-Body Leakage Current (V	<sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS(f)</sub>	-	-	100	nAdc
		I <sub>GSS(r)</sub>	-	-	100	
N CHARACTERISTICS (Note 1	)		Т	T	T	1
Gate Threshold Voltage		V <sub>GS(th)</sub>	20	2.5	4.0	Vdc
$I_D = 0.25$ mA, $V_{DS} = V_{GS}$ Temperature Coefficient (Neg	ative)		2.0	6.5	4.0	mV/°C
. , , ,	sistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	-	350	500	mOhm
Drain-to-Source On-Voltage		V <sub>DS(on)</sub>			04	Vdc
$(V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc})$		55(011)	_	- 4	6.0	
$(V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ Adc}, T_{DS} = 5.0 \text{ Adc}, T$	T <sub>J</sub> = 125°C)	· ·	-	-C	5.3	
Forward Transconductance (V <sub>D</sub>	<sub>S</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc)	9FS	2.0	7.0		Mhos
YNAMIC CHARACTERISTICS				7^ 'C		
Input Capacitance		C <sub>iss</sub>	-O	1440	2020	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>		360	500	
Transfer Capacitance	1 - 1.5 W(12)	C <sub>rss</sub>	-01	15	30	
WITCHING CHARACTERISTIC	S (Note 2)	) S	<b>10</b>	l	I	1
Turn-On Delay Time	5	t <sub>d(on)</sub>	_	10	20	ns
Rise Time	$(V_{DD} = 200 \text{ Vdc}, I_D = 10 \text{ Adc},$	t <sub>r</sub>	_	20	40	1
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_G = 9.1 \Omega)$	t <sub>d(off)</sub>	_	33	70	-
Fall Time	rig = 5.1 22)	t <sub>f</sub>	_	24	50	
Gate Charge		$Q_T$	_	24	30	nC
date energe	S	Q <sub>1</sub>	_	6.0	-	- 110
	$(V_{DS} = 320 \text{ Vdc}, I_D = 10 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$		_		_	_
	(ds = 10 VV)	Q <sub>2</sub>	-	7.0	-	_
	-01-61-	$Q_3$	_	12	_	
OURCE-DRAIN DIODE CHARA	ACTERISTICS	1	T	ı	ı	
Forward On-Voltage (Note 1)	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc)	$V_{SD}$		0.9	1.1	Vdc
	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		_	0.8	-	
Reverse Recovery Time		t <sub>rr</sub>	_	305	_	ns
		t <sub>a</sub>	_	155	_	1
	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t <sub>b</sub>	_	150	_	
Reverse Recovery Stored	$dI_S/dt = 100 \text{ A}/\mu\text{s})$	Q <sub>RR</sub>	_	2.5	_	μC
Charge		♥RR	_	2.5	_	μΟ
ITERNAL PACKAGE INDUCTA	NCE	,	ļ			+
Internal Drain Inductance	L <sub>D</sub>				nH	
(Measured from contact screw on tab to center of die)			-	3.5	_	
(Measured from the drain lead	d 0.25" from package to center of die)		_	4.5	_	1
Internal Source Inductance		L <sub>S</sub>				


Pulse Test: Pulse Width ≤300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

### PACKAGE DIMENSIONS

## **TO-220 THREE-LEAD** TO-220AB

CASE 221A-09 **ISSUE AA** 





- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045		1.15	
Z		0.080		2.04





- 11. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
٧	0.045	0.055	1.14	1.40

STYLE 2: PIN 1. GATE

- 2. DRAIN 3. SOURCE 4. DRAIN



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative