

12-Bit 25 MSPS A/D Converter

AD9032


FEATURES

25.6 MSPS Conversion Speeds On-Board T/H, References, Timing Low Power: 3.8 W Single 40-Pin Package 74 dB Spurious-Free Dynamic Range to 12 MHz A_{IN} Bipolar Input: ±1.024 V

APPLICATIONS

Radar Signal Intelligence Digital Spectrum Analyzers Medical Imaging Electro Optics/

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD9032 is the world's fastest 12-bit analog-to-digital converter (ADC) that includes on-board T/H, voltage references and timing circuits. The AD9032 uses a subranging converter architecture to achieve sample rates from dc to 25.6 MSPS. Packaged in a single 40-pin hybrid, the AD9032 is pin-compatible with the AD9034, which operates at word rates up to 20 MSPS.

This ECL-compatible ADC requires only +5 V and -5.2 V supplies, an analog input, and a stable ECL clock to obtain the best dynamic performance available in a 12-bit ADC. This kind of performance is achieved with advanced bipolar circuits, custom designed and manufactured by Analog Devices. The latest in monolithic track-and-hold technology ensures accurate sampling of high frequency analog inputs.

Dynamic performance has been optimized to achieve SNR of 64 dB and a spurious-free dynamic range (SFDR) of 74 dB for analog bandwidths up to 12 MHz. All units are tested for dynamic performance at a sample rate of 25.6 MSPS.

The AD9032 is available in either a 40-pin ceramic DIP or leaded flatpack. The two versions operate over an industrial $(-25^{\circ}C \text{ to } +85^{\circ}C)$ or military $(-55^{\circ}C \text{ to } +125^{\circ}C)$ temperature range.

EVALUATION BOARD An evaluation board which is available for the AD9032 (part number AD9034/PCB) provides an easy and flexible method for evaluating the ADC's performance without (or prior to) developing/a user-specified printed circuit board. The evaluation board was originally disigned and used for evaluating the AD9034 A/D converter, but is equally useful for the pincompatible AD9032.

The board includes a reconstruction DAC, analog input amplifier, and digital output interface. Physically, it is 7.25 inches \times 6 inches in size and uses the layout and applications information contained in the AD9034 data sheet.

Generous space is provided near the analog input and digital outputs of the evaluation board to support additional signal processing components the user may wish to add. These two prototyping areas include through holes with 100-mil centers to support a variety of component additions.

For additional operating details, a schematic of the evaluation board, and complete layout information, consult the data sheet on the AD9034 A/D converter.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:adgreen} \begin{array}{l} \textbf{AD9032-SPECIFICATIONS} \\ \textbf{ELECTRICAL CHARACTERISTICS} & (+V_{s}=+5\ V; -V_{s}=-5.2\ V, \ \textbf{Encode}=25.6\ \textbf{MSPS}, \ \textbf{unless otherwise noted}) \end{array}$

		Test	AD9032AD/AZ		AD9032BD/BZ			AD9032TD/TZ				
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			12			12			12			Bits
DC ACCURACY												
Differential Nonlinearity	+25°C	I		0.65	1.25		0.5	1.0		0.5	1.0	LSB
, , , , , , , , , , , , , , , , , , ,	Full	VI			1.75			1.5			1.5	LSB
Integral Nonlinearity	+25°C	V		1.0			1.0			1.0		LSB
	Full	V		2.0			2.0			2.0		LSB
No Missing Codes	Full	VI		Guara	anteed		Guara	nteed		Guara	inteed	
Offset Error	+25°C	I		5	15		5	15		5	15	mV
	Full	VI			25			25			30	mV
Gain Error	+25°C	I		± 0.5	± 1.0		± 0.5	± 1.0		± 0.5	± 1.0	% FS
	Full	VI			± 2.5			±2.5			± 2.5	% FS
ANALOG INPUT		T		± 1.02			± 1.02	. 4		1 1 00	4	v
Input Voltage Range	+25°C +25°C	VI	95			05	± 1.02 100		05	± 1.02 100		
Input Resistance Input Capacitance	125 6	$\int_{\mathbf{W}}^{\mathbf{V}}$	93	100	105 10	95	100 7	105 10	95	100 7	105 10	Ω nF
Analog Bandwidth	+25°C		150	220	10	150	/ 220	10	150	7 220	10	pF MHz
		<u> <u>×</u> /_</u>	100	$\xrightarrow{\chi_{20}}$	7	150	220		100	220		MITZ
SWITCHING PERFORMANCE ¹))/	Y				$\[\] \] \[\] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \] \[\] \[\] \] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \[\] \] \[\] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \] \[\] \[\] \[\] \[\] \[\] \[\] \[\] \[\] \] \[\] \[\] \[\] \l\] \[\] \[$	<u> </u>				
Conversion Rate	Full]y⁄t ∖	dc		25.6	dc		25.6	der-	_	25.6	MSPS
Aperture Delay (t _A)	Full	IV \	V	ゟ /	声 /	1	3/ [5	HL	3	-5-	ns
Aperture Uncertainty (jitter)	Full	IV V		4	8		4	8		4 r	~&_	ps, rms
Output Delay (t _{OD})	Full	IV	9	13	[17	9	/13 T		9	13 /	17	ns.
Data Ready Delay (t _{DR})	Full	IV	3.5	7.5	10.5	3.7	7.5	10.5	3.5	7.5	10.5	hs
Output Time Skew	Full	IV		1	2		4	27		11	2 /	ns
ENCODE INPUT									1			
Logic "1" Voltage	Full	IV	-1.1			-1.1			-1.1	\neg		V
Logic "0" Voltage	Full	IV	1.1		-1.5	1.1		-1.5	1.1		-1.5	¥.
Logic "1" Current	Full	VI		150	300		150	300		150	300	μA
Logic "0" Current	Full	VI		150	300		150	300		150	300	μΑ
Input Capacitance	+25°C	V		10	500		10	500		10	500	pF
Pulse Width (High)	+25°C	IV	10	10		10	10		10	10		ns
Pulse Width (Low)	+25°C	IV	10			10			10			ns
DYNAMIC PERFORMANCE	10500	157		10	07		10	07		10	07	
Transient Response	+25°C	IV		12	27		12	27		12	27	ns
Overvoltage Recovery Time	+25°C	IV		25	37		25	37		25	37	ns
Harmonic Distortion	+2500	т	70	00		75	00		75	00		dD.
Analog Input @ 1.2 MHz	+25°C		70 67	80		75 70	82		75 70	82		dBc dBc
@ 1.2 MHz	Full		07	76		10	77		10	77		
@ 4.3 MHz @ 9.6 MHz	+25°C +25°C	V I	68	76 75		72	77 76		72	77 76		dBc dBc
(a) 9.6 MHz (a) 9.6 MHz	Full	I VI	68 64	15		68	10		64	10		dBc dBc
@ 9.6 MHz @ 12.1 MHz	+25°C	VI	04	70		00	74		04	74		
<i>a</i> 12.1 MHz Signal-to-Noise Ratio ²	T25°C	v		72			74			74		dBc
Analog Input @ 1.2 MHz	+25°C	I	63	66		64	67		64	67		dB
(a) 1.2 MHz	Full	VI	61	00		63	07		64 61	07		dB dB
	+25°C	VI V	01	64		03	65		01	65		dB dB
@ 4.3 MHz	+25°C +25°C		62			62	65 64		62	65 64		dB dB
@ 9.6 MHz	Full	I VI	62 60	64			04		62 58	04		dB dB
@ 9.6 MHz @ 12.1 MHz	+25°C	VI V	00	64		61	64		90	64		dB dB
Two-Tone Intermodulation	T25°C	v		04			04			04		ub
Distortion Rejection ³	+25°C	v		66			68			68		dBc
Distortion Rejection	+20°C	v		00			00			00		ubc

AD9032

		Test	AD9032AD/AZ			AD9032BD/BZ			AD9032TD/TZ			
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL OUTPUTS (10K ECL)												
Logic "1" Voltage	Full	VI	-1.1			-1.1			-1.1			V
Logic "0" Voltage	Full	VI			-1.5			-1.5			-1.5	V
Output Coding			2s C	ompler	nent	2s C	Compler	nent	2s C	Compler	nent	
POWER SUPPLY												
+V _S Supply Voltage	Full	VI	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	mA
+V _s Supply Current	Full	VI		133	160		133	160		133	160	mA
-V _s Supply Voltage	Full	VI	-5.45	-5.2	-4.95	-5.45	-5.2	-4.95	-5.45	-5.2	-4.95	mA
-V _S Supply Current	Full	VI		610	672		610	672		610	672	mA
Power Dissipation	Full	VI		3.8	4.5		3.8	4.5		3.8	4.5	W
Power Supply												
Rejection Ratio (PSRR) ⁴	Full	VI		4.0	10		4.0	10		4.0	10	mV/V
NOTES ¹ Outputs terminated through 510 Ω to -5.2 V ² RMS signal to rms poisewith analog input s ³ Intermodulation measured with analog input ⁴ PSRP is sensitivity of difference reports powers Specifications subject to change without noti ABSOLUTE MAXIMUM BATING +V _S .	rgnal 1 dE t frequens upply vari	below ful ies of 9.3 <i>I</i> ations with	l scale at s MHz and 9	pecified f 9.6 MHz Tirstits sh	requency. at 7 dB be own. EXPL Test L	elow full s ANATI evel	ON/ OF	TEST L	7 ~			
-V _s		∕ ∖.		- / ∨/				on testee			- .	
Analog Input			$-V_{s}$ to					on tested				
Digital Inputs		• • • • • •	$-V_{\rm S}$ to	50 V	[~	specifie	gi teynp	eratures.	AC testi	in g don	e o'n sam	ple bas

AD9032AD/BD/AZ/BZ-25°C to +85°C

Lead Temperature (Soldering, 10 seconds) +300°C

Storage Temperature Range-65°C to +150°C

¹Absolute maximum ratings are limiting values to be applied individually, and

beyond which the service ability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability. ²Typical thermal impedances: $\theta_{CA} = 13^{\circ}C/W$; $T_J - T_C = 10^{\circ}C$ max (worst case die

Operating Temperature Range

NOTES

Maximum Junction Temperature² +175°C

junction temperature rise). See Thermal Management section.

HI – Sample tested only.

IV – Parameter is guaranteed by design and characterization testing.

V – Parameter is a typical value only.

 VI – All devices are 100% production tested at +25°C. Devices are 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/ industrial devices.

ORDERING GUIDE

Model Temperature Range		Package Description	Package Option	
AD9032AD AD9032AZ* AD9032BD AD9032BZ* AD9032TD AD9032TZ* AD9034/PWB		40-Pin Ceramic DIP 40-Pin Ceramic Leaded Chip Carrier 40-Pin Ceramic DIP 40-Pin Ceramic Leaded Chip Carrier 40-Pin Ceramic DIP 40-Pin Ceramic Leaded Chip Carrier (Only) of Evaluation Circuit	DH-40A Z-40 DH-40A Z-40 DH-40A Z-40	
AD9034/PCB	Complete Evaluation (Order AD9032 DIP			

*Ceramic leaded chip carrier packages are tested and shipped with unformed leads. Consult the factory for availability.

AD9032

DEFINITIONS OF SPECIFICATIONS

Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB.

Aperture Delay (t_A)

The delay between the rising edge of the ENCODE command and the instant at which the analog input is sampled.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Data Ready Delay (t_{DR})

The delay between the 50% point of the change in output data and the 50% point of the rising edge of DATA READY.

Differential Nonlinearity (DNL)

The deviation of any code width from an ideal 1 LSB step, as determined by a histogram.

Harmonic Distortion

The rms value of the fundamental divided by the rm the worst harmonic

Integral Nonlinearity (INL)

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least square curve fit, as determined by a histogram.

Output Delay (t_{OD})

The delay between the 50% point of the rising edge of the ENCODE command and the 50% point of the next change in output data.

Output Time Skew

Bit-to-bit time variations among D_0 to D_{11} outputs. Time skew includes HIGH-to-LOW and LOW-to-HIGH transitions of the digital output bits.

Overvoltage Recovery Time

The amount of time required for the converter to recover to 12-bit accuracy after an analog input signal 150% of full scale is reduced to the midscale of the converter.

Power Supply Rejection Ratio

The ratio of a change in power supply voltage which results in a change in input offset voltage.

Pulse Width (High and Low)

Rated performance of the ADC is assured when stated restrictions on ENCODE pulse width shown in Specifications table are observed.

Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of "noise," which is defined as the sum of all other spectral components, including harmonics but excluding dc, with an analog input signal 1 dB below full scale.

Spurious Free Dynamic Range (SFDR)


The rms value of the fundamental divided by the rms value of the highest spurious signal. This is generally specified as a function of *input* signal level.

Transfent/Response

The time required for the converter to achieve 12-bit accuracy when a full-scale step function is applied to the analog input.

Two-Tone Intermoliulation Distortion (IMD) Rejection

The ratio of the power of either of two input signals to the power of the strongest third-order IMD signal.




value of

Timing Diagram

PIN DESCRIPTIONS

Pin Name		Description						
1	GAIN ADJUST	Can be used to null out initial gain error of ADC. Normally open.						
2	OFFSET ADJUST	Can be used to null out initial off set error of ADC. Normally open						
3, 5, 6, 14, 21, 22, 35, 40	GROUND	All ground pins should be connect ed together and to low-impedance ground plane near AD9034.						
4	ANALOG INPUT	Analog input to ADC, ± 1.024 V input range; 100 Ω input resist- ance; 7 pF input capacitance.						
7, 8, 9, 15 16, 36, 3	, DNC	Do not connect. Internal test points.						
	OVERFLOW	ECL compatible utput; normally low. High when analog input +FS.						
11	DATA READY	EQL-compatible butput. Rising edge of signal suitable, for externally latching $D_0 - D_{11}$.						
12, 17, 20, 38	-V _S	-5.2 V supply voltage.						
13, 39	+V _S	+5.0 V supply voltage.						
18	ENCODE	Differential ECL convert command						
19	ENCODE	Sampling occurs on rising edge; no internal terminations.						
23–34	D ₀ -D ₁₁	ECL-compatible digital outputs; 2s complement coding.						

PIN DESIGNATIONS



THEORY OF OPERATION

The AD9032 is a digitally corrected subranging analog-to-digital converter (ADC) optimized for fast sampling rates and dynamic range. Refer to the block diagram on the first page. The AD9032 is a vertically integrated structure consisting of a track-and-hold (T/H) amplifier, a combined flash ADC and digital-to-analog (DAC), a summation amplifier, digital error correction logic, and timing circuits. Reference circuits to generate stable DC voltages and currents that maintain the static accuracy of the device are also included, but are not shown on the block diagram.

Internally, the monolithic T/H (AD9101) provides fast settling and acquisition times while minimizing distortion introduced by the sampling process. The unique design of the sampling bridge allows accurate sampling of high slew rate signals with negligible distortion. The effects of jitter and other aperture errors have been reduced to provide dynamic performance previously unavailable in monolithic and discrete designs.

At the output of the T/H amplifier, the analog input is converted by the first (5-bit) ADC. This 12-bit representation of the input value is stored in the digital error correction logic. It is also converted back to an analog signal by the 14-bit-accurate DAC on the same chip with the ADS. The 32 DAC current sources are steered directly by the outputs of the 32 input comparators on the 5-bit ADC. This minimizes propagation dejay through the DAC, and allows the summation of the DAC signal and the held output of the T/H to settle quickly. The hold time of the T/H is optimized to allow sufficient settling time without sacrificing the acquisition time necessary to acquire the next sample.

The residue signal, representing the difference between the 5-bit conversion (DAC output) and the input signal held by the T/H, is amplified by the summation amplifier. During the tracking period of the T/H, this residue signal can be much larger than the input range of the 8-bit ADC and would saturate the output stage of a normal amplifier. To protect the ADC and maintain fast settling times under all conditions, the summation amplifier is a custom design with clamping circuits that prevent saturation, limit the output voltage, and preserve settling time.

The 8-bit flash ADC determines the 7 least significant bits (LSBs) of the 12-bit conversion and generates a correction bit for any small errors created by inaccuracies in the first 5-bit conversion. This 8-bit signal and the 5-bit quantization are combined to obtain a 12-bit-accurate representation of the analog input voltage.

AD9032

USING THE AD9032

Layout Information

Preserving the accuracy and dynamic performance of the AD9032 requires that designers pay special attention to the layout of the printed circuit board. Signal paths should be impedance matched and properly terminated at or near the package connections. Analog signal paths should be isolated from digital signal paths. Capacitive and inductive coupling of digital signals into analog signal sections can degrade the overall performance of the A/D converter.

Analog Input

The analog input pin of the AD9032 is terminated with a 100Ω load. The analog input range of the AD9032 is factory trimmed for a ± 1.024 V input for compatibility with the AD9034. The signal presented to the monolithic T/H is divided in half to optimize dynamic performance.

When the amplitude, bandwidth, or dc level of the analog input requires external signal conditioning, the selection of the input amplifier is of particular concern. The noise and disportion of the amplifier must be taken into account to preserve the dynamic range of the AD9032. The AD9617 wideband, current feedback amplifier is an excellent choice for most applications.

Timing

Internal timing for the AD9032 is trimmed at the factory o simplify use. Care should be taken to ensure that the encode command to the AD9032 is free from jitter that can degrade dynamic performance. Differential ECL inputs to the AD9032 can be derived from a single-ended source using a fast comparator such as the AD96685. The encode source should be located and terminated as close to the AD9032 as possible.

The ECL-compatible digital outputs are latched to provide valid data for the entire conversion period (less the transition region of latch). This data should be latched into external ECL registers located near the AD9032. External termination resistors are required (510 Ω recommended). The data are latched with either the encode command or the data ready signal provided on the AD9032. The rising edge of the data ready signal occurs typically 7.5 ns after the data changes.

Gain and Offset Adjustment

Gain and offset pins are normally not connected. Rated performance is guaranteed without any external connection to these pins. In most applications, wide variations in input signal range and offset can be accommodated using external amplifiers. However, in those applications where a vernier adjustment is required (such as nulling out factory trim limits), the gain and offset pins will provide sufficient adjustment range.

Both inputs offer a 20 k Ω input resistance that can be driven from a voltage source (DAC, amplifier) or the center tap of a potentiometer. The offset pin provides a 195 mV/V sensitivity to input offset, while the gain pin offers 120 mV/V adjustment of the full-scale input range of the ADC. The adjustment range for offset is limited to 10 mV and for gain is 20 mV without introducing potential dynamic errors or restricting the operating temperature range of the part.

Power Supplies

The unique design of the AD9032 provides excellent dynamic performance without a need for high voltage power supplies. Two supplies (+5 V and -5.2 V) are all that are required to achieve rated performance. Careful layout and decoupling of power supplies used in conjunction with a low impedance analog ground plane will reduce supply-related noise components.

Separate analog and digital supplies are not required. In applications with only limited analog supply current, a separate digital supply source can be used for the -5.2 V supply on Pin 20. This supply typically requires 310 mA (330 mA max) and may be shared with other ECL logic devices when isolated with bypass capacitors and/or ferrite bead inductors (Fair-Rite Products Corporation part # 2743001111, Wallkill, NY). Each power supply pin should be capacitively decoupled to the ground plane through a good high frequency ceramic capacitor (0.1 μ F) and a single large value capacitor (tantalum 10 μ F).

For optimum performance, "clean" linear supplies ensure that switching noise on the supplies does not introduce distortion products during the encoding process. Recognizing, however, that switching power supplies may be required in powersensitive applications, decoupling recommendations outlined above are critically important for using switching supplies effectively. Elsewhere in fhis data sheet, a graph shows the PSRR of the AD9032 as a function of the ripple frequency present on the AD9032 supplies. Clearly, if they must be used, switching power supplies with the lowest possible frequency should be selected.


Thermal Management

The AD9032 design minimizes power dissipation; however, the ADC does typically require 3.8 W (4.5 W max) to operate. To ensure long life and reliable operation, the maximum junction temperature in the AD9032 must be limited to +175°C.

Within the hybrid, the hottest discrete die has a case to junction temperature rise of 10°C (max). Therefore, the case temperature of the AD9032 should not exceed +165°C under worst case operating conditions. Without airflow, the θ_{CA} of the hybrid package is 13°C/W. Assuming maximum power dissipation, this causes a 57°C rise in case temperature over the ambient air temperature. The maximum still air temperature, therefore, is equal to +108°C.

Rated performance of the AD9032 is guaranteed for case operating temperatures of +85°C (AD9032A/B) and +125°C (AD9032T). This equates to a maximum operating ambient temperature of +28°C and +68°C, respectively, in still air. In most applications, airflow is recommended. The following improvements in the thermal characteristics of the system assume that the AD9032 is soldered to a PC board.

The θ_{CA} of the hybrid is reduced to 5°C/W with 500 LFPM airflow. This will extend the rated performance to ambient operating ranges of +63°C for the AD9032A/B and +103°C for the AD9032T. The addition of a heat sink (Thermalloy #6087B, Dallas, Texas; phone 214-243-0839) will further improve the thermal transfer of the hybrid to 3°C/W (@ 500 LFPM). Using a heat sink with airflow, the total case to ambient temperature rise is only 13°C, which results in a maximum ambient environment of +72°C (AD9032A/B) and +112°C (AD9032T).





Equivalent Digital Output Circuit

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

DH-40A 40-Lead Bottom Brazed Ceramic DIP

