National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.





High Performance Power Management Unit for Handset Applications

General Description

The LP8765 is a complete Power Management Unit (PMU) designed for handset applications. The LP8765 PMU contains a 28V Over-Voltage Protection (OVP) single-input linear Li-lon battery charger, backup battery charger, 10 lowdropout voltage regulators including 4 A-type LDOs, 4 D-type LDOs, one LILO LDO and one 28V OVP LDO, 2 high-efficiency buck regulators, 2 comparators, 3 current sinks, 12-bit ADC, real-time clock, 32 KHz OSC and one 2.5V reference output voltage. Programming is handled via a high-speed serial interface to program on/off conditions and output voltages of individual regulators, and to read status information of the PMU.

The LP8765 can safely charge and maintain a single cell Lilon battery operating from an AC adapter or USB power source.

The Li-lon charger requires few external components and integrates the power FET. Charging is thermally regulated to obtain the most efficient charging rate for a given ambient temperature.

A built-in OVP circuit at the charger inputs protects the PMU from input voltages up to +28V, eliminating the need for any external protection circuitry.

Buck regulators have an automatic switch to PFM mode at low-load conditions providing very good efficiency at low-output currents.

A-type LDO regulators provide excellent PSRR and very low noise, 10 μV typ., ideally suited for supplying voltage to RF section.

The real-time clock/calendar provides time interval information as well as two programmable alarms.

The current sink provides 4-bit current resolution with 6-bit PWM dimming, up to 120 mA maximum load current.

Two general-purpose comparators can be used for detecting external accessories like ear plugs, etc.

Features

- Linear Li-Ion Battery Charger with Single Input 50 mA to 1200 mA Charging Current 4.05V to 4.75V Termination Voltage 28V OVP on the VIN_CHG Input Charging from either AC Adaptor or USB
- Two Synchronous Magnetic Buck Regulators
 I_{OUT} 600 mA and 500 mA
 High-efficiency PFM mode @ low I_{OUT}
 Auto-Mode PFM/PWM Switch
 Programmable Peak Switching Current Limit
 Low-Inductance 2.2 µH @2 MHz Switching Frequency
 3% Accurate Buck Regulators up to 90% Efficiency

LDOs 4 x A-type LDOs (3 x 200 mA, 1 x 100 mA) 4 x D-type LDOs (2 x 200 mA, 1 x 300 mA, 1 x 400 mA) 1 x LILO LDO (1 x 300 mA) 1 x 28V OVP LDO for USB Transceiver (1 x 10 mA) 10 µV noise on A-type LDOs 2% typ. Output Voltage Accuracy on LDOs

- 12-bit A/D Converter
- Three Controllable Current Sinks
- Two Comparators
- Interrupt Request to Reduce S/W Polling
- 32.786 KHz OSC
- Real-Time Clock with Two Programmable Alarms
- Thermal Shutdown with Early Warning Alarm
- 49-bump micro SMD package 3.7 x 3.7 mm, 0.5 mm pitch

Applications

GSM, GPRS, EDGE, CDMA & 3G Handsets

Table of Contents

General Description	. 1
Features	. 1
Applications	. 1
General Typical Application Diagram	. 3
Device Pin Diagram	. 4
Package Marking Information	. 4
Ordering Information	. 4
LP8765 Pin Descriptions	. 5
Device Operation Description	. 6
OPERATION MODES	. 6
POWER-ON AND POWER-OFF SEQUENCES	. 8
Support Functions	10
REFERENCE	10
OSCILLATOR	10
BEEEBENCE VOLTAGE (2.5V)	10
OPERATING VOLTAGE MONITOR	10
THERMAL SHITDOWN	10
Absolute Maximum Batings	11
Operating Relings (Note 1 Note 2)	11
Thermal Properties	44
Concerned Electrical Characteristics	11
General Electrical Characteristics	10
	10
	13
	13
	13
HIGH-CORRENT MODE	13
Buck Converters	15
CIRCUIT OPERATION	15
PWM OPERATION	15
PFM OPERATION	15
INTERNAL SYNCHRONOUS RECTIFICATION	16
CURRENT LIMITING	16
SOFT-START	16
LOW-DROPOUT OPERATION	16
LDO's	18
A/D Converter	21
A/D CONVERTER DATA AND CONTROL REGISTERS	21
MEASUREMENT RESULT CALCULATION	21
WORKING RANGE AND ACCURACY	21
S&H	21
Real-Time Clock	22
RTC UNLOCK FUNCTION	22
Backup Battery Charger	23
32.768 kHz Crystal Oscillator	23
Comparators	23
3 Current Sinks	25
SINK DRIVERS	25
I ² C-Compatible Serial Bus Interface	26
INTERFACE BUS OVERVIEW	26
DATA TRANSACTIONS	26
START AND STOP	26
ACKNOWLEDGE CYCLE	26
Physical Dimensions	27
- nyolou Emolocitio	- '



Device Pin Diagram



TOP VIEW 49-Bump (0.5 mm pitch) micro SMDxt Package

Package Marking Information



30162003

Ordering Information

Order Number	Package Type	Product ID	Supplied As
LP8765RLE	mioro CMD vT	0705	250 Units on Tape & Reel
LP8765RLX	micro SMD x I	6705	1000 Units onTape & Reel

LP8765 Pin Descriptions

Pin #	Name	Туре	Description
F5	ADC1	A	ADC input for Battery thermal NTC thermal monitor, also used for battery detection.
E5	ADC2	A	Reserved Pin for external ADC usage
G6	BATT	Р	Main Battery connection
F3	FB_B1	A	Buck1 feedback
E1	FB_B2	A	Buck2 feedback
G3	GND_B1	G	Buck1 GND
F1	GND_B2	G	Buck1 GND
D4	GND_LDO	G	LDOs GND
B2	GND_SINK	G	SINKs GND
F2	GPIO1	DI	Used for Enable1
E2	GPIO2	DI	Used for Enable2
E3	GPIO3	DI	Used for Enable3
B4	INP1	DI	Comparator Input1
C4	INP2	DI	Comparator Input1
E4	IRQ_N	DO	Interrupt output, active low (Open Drain)
E6	LDO1	A	LDO1 output
C7	LDO2	A	LDO2 output
E7	LDO3	A	LDO3 output
D6	LDO4	A	LDO4 output
A7	LDO5	A	LDO5 output
C6	LDO6	A	LDO6 output
B6	LDO7	A	LDO7 output
A6	LDO8	A	LDO8 output
C1	LDO9	A	LDO9 output
C5	OSC_32KHz	A	32 KHz clock buffer output to BB
B5	PS_HOLD	DI	Control input from BB
C2	PWR_ON	DI	Power switch on input
D5	REF_OUT	A	2.5V reference output for ADC (load current should be less than 1mA)
D2	RSTIN_N	DI	Reset input, active low
F4	RSTOUT_N	DO	Reset output, active low (Open Drain)
D3	SCL	DI	Serial interface clock input, external pull up 1.5K to LDO5
C3	SDA	DI/O	Serial interface bi-directional data, external pull up 1.5K to LDO5
B1	SINK1	A	Current Sink1 Input
A1	SINK2	A	Current Sink2 Input
A2	SINK3	A	Current Sink3 Input
B3	SLEEP_N	DI	Sleep Mode input, active low
G4	SW_B1	A	Buck1 switch note
G1	SW_B2	A	Buck2 switch note
A3	VCOIN	A	Backup battery connection
G5	VIN_B1	A	Buck1 input
G2	VIN_B2	A	Buck2 input
G7	VIN_CHG	Р	DC power input to charger block (AC adaptor or USB)
F6	VIN_CHG SENSE	DO	VIN_CHG pin testing point (test purpose only) and leave this pin floating.
D7	VIN1	A	LDOs Input1
B7	VIN2	A	LDOs Input2
D1	VIN3	A	LILO LDO input
F7	VTRM	A	3.3V LDO output for USB transceiver

Pin #	Nai	me	Туре			Description	
A5	XI	N	A	External cryst	al oscillator IN	· ·	
A4	хо	UT	А	External cryst	al oscillator OUT		
A:	Analog Pi	n 		D:	Digital Pin	l:	Input Pin
DI/O:	Digital Inp	out/Output Pir	n	0:	Output Pin	P:	Power Pin
G:	Ground						
Devi	ce Opera	ation De	escrip	tion			
OPERA		S					
POWEF	R-ON-RESET:	In POWER	-ON RES	SET mode all in	ternal registers are res	set to the default	values
STAND	BY:	In STANDE	3Y mode	all PMU functio	ons are disabled excep	ot BB charger. 32	KHz OSC & RTC.
START	UP:	Startup se	quence is	s triggered by s	setting Power-on-Swite	ch (PWR ON) hi	ah for 100 ms or connecting a
		suitable vo	Itage to c	charger input (V	/IN CHG). For RTC A	LARM events the	e startup sequence begins after
		2ms delay	from the	RTC events. D	uring the startup seque	ence, the 2.5V ref	ference voltage will be powered
		by either ch	harger blo	ock or battery fi	rst in order to detect ba	attery existing. If the	here is a battery and the battery
		voltage is o	over OPV	M, then the def	ault on regulators (Bud	k1, Buck2 & LDC	05) will be enabled according to
		a pre-progi	rammed t	timing pattern. I	f the regulators are en	abled, RSTOUT_	N is released, allowing the pro-
			start up.	PS_HOLD mus	startup ovorts ovcort	DWP ON For P	NUP ON startup PML stave in
		POWERO	N state w	when PWR ON	is held high and the F	PS HOLD must b	e set high before the PWB ON
		goes low o	r Power-	on-Switch is rel	eased. Otherwise, PM	U will go to SHU	TDOWN state.
		If there is r	no main I	battery detecte	d (voltage at ADC1 pi	in is about 2.4V),	PMU will not start the startup
		sequence.	In other	modes, the PI	NU will not enable the	e charger. If the r	nain battery is removed when
		PMU is rui	nning, th	en Charger wi	II be disabled immed	liately to force U	VLO shutdown.
		If two-pin order to st	battery is tart up th	s used then AI ne PMU norma	DC1 pin should be co IIv. However. there w	nnect to GND th ill be no batterv	rough a resistor or floating in exiting detection.
IDLE:		PMU will e	enter into	IDLE mode (ne	ormal operating mode) after PS HOLD	signal is asserted by the host
		processor.	IDLE mo	de will enable a	all PMU functions that o	can be controlled	by the Serial Interface or direct
		control inp	uts. PS_I	HOLD going lov	v for 10 ms, VDD volta	age below UVLO	, Chip temperature over TSDH,
		or a flag fa	ilure in a	monitored regu	llator (LDO5) for 10 ms	s will initiate a SH	IUTDOWN Sequence.
SLEEP:		when BB p	oulis SLE	EP_N pin LOW	, the PMU will not do a	unything except se	etting BUCKs and LDUs to low-
		BUCKs I C	JW PWF	N SIFFP b	its are set to 1 otherw	vise both BUCKs	and I DOs will stay in normally
		mode. Hov	vever, in	low-power mod	de, the summary of to	tal load current c	of BUCKs or LDOs should stay
		below 5mA	. Buck1	has two preset	voltages (BUCK1 NOF	RMAL & BUCK1	SLEEP); BUCK1 output equals
		BUCK1 SL	EEP whe	en SLEEP_N p	in is low, and goes bad	ck to BUCK1 NO	RMAL when SLEEP_N is high.
		By default,	BUCK1	SLEEP & NORI	VAL are same 1.2V. In	this mode, only I	LDO1, LDO2, LDO3, LDO4 and
		sleen then	for othe	r nower regulat	ors BB need to turn th	1,2&3). II 120 COI	2C before SLEEP. N does to 0
		Otherwise.	these po	ower regulators	will stay on during BE	B sleep. The con	dition of going to SHUTDOWN
		state is the	same as	s in IDLE state.	Please see Register M	haps for detail.	5 5
SHUTD	OWN:	In this state	, RSTOL	JT_N is pulled l	ow, and all regulators a	are disabled acco	rding to pre-programmed timing
		pattern (op	posite of	STARTUP sequ	uence). After this, all re	gisters are reset t	o default values except address
OVOTE	ADEOET	xxxx, then	PMU will	go to STANDE	SY state.		
SYSTE	MRESET:	PMU goes	to SYSI	EM RESEI m	ode if RSTIN_N input	has been pulled	low for xxms ^{**} . There are two
		1 Cold res	ot (FN F	OUS. RSTIN SHUTD	OWN – high): PMLL wi	ill ao to SHLITDC	WN state first and then initiate
		STARTUP	event au	itomatically. PS	6 HOLD must be high	within programm	ned PS HOLD timer, otherwise
		PMU will g	o to SHU	TDOWN state.		F 3.	,
		a. Enabl	e shutdov	wn and enter E	PROM READ + PREP	ARE mode, activ	e the pulldown (Total time = 33
		ms);					
		b. Disabl	le the pul	Idown and ente	er STARTUP mode;		
		c. Wait 1	00 ms; a	nd			
		d. Enter	Normal v	vorking mode.			
		2. Hot rese	et (EN_R	STIN_SHUTDO	DWN = low); PMU will	pull low RSTOU	IT_N and disable all the power
		regulators	except B	UCK1, BUCK2,	LDO5(DLDO1), REF_		JP event then initiates automat-
		SHUTDOV	VN state		gir within programme		ici, Juleiwise rivio will go lo

POWER-ON RESET Internal Powerup Delay 5 ms PWR_ON = 1 for 100 ms OR VBAT < VINCHG < VOVERVOLTAGE for 550 ms OR Coming from RSTIN reset OR RTC Alarm event STARTUP STANDBY PS_HOLD = 0 when PS_HOLD time off or PWR_ON goes low or Vbatt<UVLO RSTOUT_N = 1 AND PS_HOLD = 1 Sequence duration 450 µs IDLE SHUTDOWN Chip Temperature > TSD_HI OR $PS_HOLD = 0$ for 10 ms OR Vbatt < UVLO OR Monitored Supply < 85% 10 ms OR RSTIN_N=0 for xxms AND RSTIN_N shutdown enabled PS_HOLD = 0 for programmed time* (8s max) $SLEEP_N = 0$ SLEEP_N = 1 RSTOUT = 1 AND PS_HOLD = 1 RSTIN_N=0 for xxms** AND RSTIN_N & PS_HOLD shutdown disabled SLEEP RESET

* Note 1: PS_HOLD timer is programmable 1.5s, 2s, 4s, and 8s.

** Note 2: RSTIN_N timer is programmable 0.5 ms, 1.0 ms, 2.0 ms 33 ms.

30162004

LP8765

POWER-ON AND POWER-OFF SEQUENCES



Default on power rail startup sequence: 2.5V reference voltage \rightarrow LDO5 \rightarrow Buck2 \rightarrow Buck1. Power-Off sequence is in reverse order of startup sequences.

Outputs	Loads	Voltage Range (V)	Default Voltage (V)	Current Rating [mA]	Default ON (Y/N)	Turn-on Sequence	Voltage Steps (mV)	ON/OFF Control
BUCK1	Core1	0.8 - 1.45	1.2	600	Y	T0+128µs	50	S/I(always on)
BUCK2	IO&Memory	0.8 - 2.1	1.8	500	Y	T0+64µs	50	S/I(always on)
LDO1 (ALDO1)	26M, VCTCXO	1.5 - 3.0	2.85	100	N	-	50	S/I AND GPIO1 (EN1)
LDO2 (ALDO2)	RF IC	1.5 - 3.0	2.85	200	N	-	50	S/I AND GPIO1 (EN1)
LDO3 (ALDO3)	RF IC	1.5 - 3.0	2.85	200	N	-	50	S/I OR GPIO1 (EN1)
LDO4 (ALDO4)	RF IC	1.85 - 3.4	2.85	200	N	-	50	S/I AND GPIO2 (EN2)
LDO5 (DLDO1)	IO&Cam&LCD	1.5 - 3.3	3	400	Y	T0	100	S/I(always on)
LDO6 (DLDO2)	USIM1	1.8 or 3.0	1.8	200	N	-	-	S/I
LDO7 (DLDO3)	USIM2&IO	1.5 - 3.3	1.8	200	N	-	100	S/I
VTRM (DLDO4)	USB Xcvr	3.3 fixed	3.3	10	Y	Always as long as the USB/Adaptor plugged	-	S/I
LDO8 (DLDO5)	SDIO	1.5 - 3.3	3	300	N	-	100	S/I
LDO9 (DLDO6)	Core2	0.8 - 1.5	1.2	300	-	-	50	S/I AND GPIO3 (EN3)
REF_OUT	ADC Ref_Voltage	2.5	2.5	1	Y	Always	-	S/I(always on)

LP8765 POWER REGULATOR SPEC TABLE

Support Functions

REFERENCE

LP8765 has an internal reference block creating all necessary references and biasing for all blocks.

OSCILLATOR

There is an internal oscillator giving clock to the bucks and to logic control (2MHz typ.).

REFERENCE VOLTAGE (2.5V)

Parameter	Тур.	Min.	Max.	Load (typ.)
REF_OUT	2.5V	2.425 V	2.575V	100 µA

OPERATING VOLTAGE MONITOR

There is Operating Voltage Monitor (OPVM) that checks VDD-pin voltage before starting Power-On sequence. OPVM is also checked during Power-On sequence. If the VDD voltage is less than OPVM threshold LP8765 will not power on. After LP8765 successfully passed Power-On sequence OPVM is not monitored.

Parameter	Тур.	Min.	Max.	Unit
OPVM threshold	3.1	3.0	3.25	V

THERMAL SHUTDOWN

The Thermal Shutdown (TSD) function monitors the chip temperature to protect the chip from temperature damage caused, e.g. by excessive power dissipation. The temperature monitoring function has two threshold values that result in protective actions. When a lower threshold of $+125^{\circ}$ C is exceeded, the TSDL bit in the Register 0x08 will be set and an "early warning" interrupt, unless masked, is generated to the processor. A read operation on the TSDL bit will reset it if the temperature has decreased to lower than 10°C below the threshold. If the temperature exceeds a higher threshold value of $+160^{\circ}$ C, the TSDH bit in the Register 0x08 is set, and the chip will automatically go to the Power-Off sequence. A read operation on the TSDH bit will reset it. Power On can be activated only if the junction temperature is less than the early warning lower threshold $+115^{\circ}$ C.

Parameter	Тур.	Unit
Higher Threshold*)	160	
Early Warning*)	125	°C
Early Warning Hysteresis*)	10	

*) Guaranteed by design.

Absolute Maximum Ratings (Note 1, Note

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN_CHG, VIN_CHG SENSE V _{BATT} , VIN1, VIN2, VIN_B1, VIN_B2	-0.3V to +28V -0.3V to +6V
VIN3	-0.3 to +4.5V
VCOIN	-0.3V to +4V
SINK1&2	–0.3V to V _{BATT} +0.5V and < 6V
SINK3	-0.3V to 10V
All other input-only pins	–0.3V to V _{BATT} +0.3V, max 6V
Junction Temperature (T _{.I-MAX})	150°C
Storage Temperature	–40 to 150°C
Maximum Continuous Power Dissipation	(<i>Note 3</i>)
P _{D-MAX}	
ESD (<i>Note 4</i>)	
VIN_CHG, BATT, GND, ADC1&2, PWR_ON, RSTIN_N	8 kV HBM
All other	2 kV HBM

Operating Ratings (Note 1, Note 2)

VIN_CHG (<i>Note 10</i>)	4.5V to 6.8V
BATT	3.0V to 5.5V
VCOIN	2.0V to 3.6V
VIN1, VIN2, VIN_B1, VIN_B2	2.5V to V _{BATT}
VIN3	0.7V to 4.5V
All input-output pins	0V to V _{BATT}
Junction Temperature (T _J) Range	-40°C to +125°C
Ambient Temperature (T _A)	-40°C to +85°C
Maximum Power Dissipation (<i>Note 5</i>)	1.4W

Thermal Properties

	(N	ote	9)	
--	----	-----	------------	--

lunction-to-Ambient Thermal	20 600 11
Resistance (θ _{JA})	30.0 C/W
Jedec Standard Thermal PCB)	

General Electrical Characteristics

CURRENT CONSUMPTION

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN2} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B} 1= C_{VIN_B2} = C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in _{boldface} type apply over the entire junction temperature range for operation, T_J= -40°C to +125°C. (*Note 6*)

Symbol	Parameter	Conditions	Тур	Limit		Unito
Symbol				Min	Max	Units
1	Potton Standby Current	COIN on, no load	35			
Q(STANDBY)	Ballery Standby Current	COIN off, no load	4			
1	Battery Current in SLEEP Mode	SLEEP_EN=LOW (Buck1, Buck2,	165			μΑ
Q(SLEEP)	@ 0 load	LDO5, COIN & REF_OUT on)	105			

LOGIC AND CONTROL

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN2} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B} 1= C_{VIN_B2} = C_{BUCK} 1= C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J= -40°C to +125°C. (*Note 7*)

Symbol	Paramatar	Conditions	Typ	Limit		Unite
Symbol	Farameter	Conditions	тур	Min	Max	Units
Logic and Cor	itrol Inputs					
V _{IL}	Input Low Level	PWR_ON			0.9	V
V _{IH}	Input High Level			1.5		v
V _{IL}	Input Low Level				0.4	V
V _{IH}	Input High Level			1.3		v
V _{IL}	Input Low Level				0.35	V
V _{IH}	Input High Level			1.3		v

Querra have a	Demonster	O an diti ana	T	Limit		Unito
Symbol	Parameter	Conditions	тур	Min	Max	Units
V _{IL}	Input Low Level				0.2* VLDO5	V
V _{IH}	Input High Level			0.7* VLD O5		V
I _{LEAK}	Input Current	SDA, SCL, SLEEP_N, PS_HOLD, GPIO1-3 0V <v<sub>IN<v<sub>BATT</v<sub></v<sub>		-5	+5	μA
R _{IN}	Input Resistance	RSTIN_N, PWR_ON	500			kΩ
Logic and Cor	ntrol Outputs		-			
V _{OL}	Output Low Level	SDA, IRQ_N, RESTOUT_N, I _{OL} = 2mA (<i>Note 7</i>)			0.15* VLDO5	V
V _{OH}	Output High Level	SDA I _{OH} = 2mA (<i>Note 7</i>)		0.75* VLDO5		V
I _{ОН}	Open Drain Leakage	IRQ_N, RSTOUT_N, $V_{OH}=V_{LDO5}=3V$			1	μA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. .

Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Note 5: Care must be exercised where high power dissipation is likely. The maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP})$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction to ambient thermal resistance of the package in the application (θ_{JA}) . This relationship is given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

Note 6: All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with $T_{j} = 25^{\circ}$ C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Note 7: Guaranteed by design.

Note 8: Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply in cases it implies operation with an input voltage below the 2.5V minimum appearing under Operating Ratings. For example, this specification does not apply for devices having 1.5V outputs because the specification would imply operation with an input voltage at or about 1.5V.

Note 9: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design

Note 10: Full charging current is guaranteed for CHG_IN = 4.5 to 6.8V, but particularly at higher input voltages. Increased power dissipation may cause the thermal regulation to limit the current to a safe level, resulting in longer charging time.

Note 11: Buck output voltage accuracy depends on the accuracy of the external feedback resistors. Resistor values should be chosen for the divider network to ensure that at the desired output voltage the FB pin is at the specified value of VOUT. See Buck Converter Application Information.

Linear Li-Ion Battery Charger with Single Input

LP8765 has a built-in Li-Ion/Li-Poly battery management system. Its main features are:

- Single input AC adapter or USB
- CC/CV linear charging
- Selectable battery regulation voltage
- Flexible charging cycle control
- Wide array of charging current
- Safety timer

CHARGER FUNCTION

After detecting stable voltage on input (Put 10 μ F 35V rated capacitor at input), charger enters pre-charge mode. In this mode battery is charged with pre-charge current until battery voltage reaches full-rate threshold. Now full charging current

is applied to the battery, until termination voltage is reached. After that, charger enters constant voltage mode, where constant battery voltage is maintained.

END-OF-CHARGE (EOC) FUNCTION

This function ends the charging cycle if charger has reached constant voltage mode. It has automatic and manual control possibilities. Automatic EOC is enabled if AUTOMATIC START/STOP bit is set to 1, otherwise manual control is used. Automatic EOC measures charging current and compares it to selected EOC current level. If charging current drops below EOC current threshold, then charging cycle is ended. It is also possible to set EOC time delay. This is the duration for which charging current must be below EOC level before charging ends. For manual EOC write '1' to STOP CHARGING in register 0x39 to stop charging, and write '1' to START CHARG-ING in register 0x39 to start charging again. These two bits are WRITE ONLY, and only one bit can be set to '1' at a time.



EOC & BATTERY DEFAULT SETTING

By default the EOC and Battery Detection Function will be disabled/masked off (2 EOC bits = 00) in order to support factory testing or software downloading without the main battery. in a normal customer usage, the BB processor should enable the EOC and Battery detection through the $I^{2}C$ after the system startup.

HIGH-CURRENT MODE

The high-current mode should be used only during factory test, and there are few limitations since it is an add-on feature after the LP8765 was defined.

Once the high-current mode is enabled by programming the 2 MSB of ICHARGE to 11, three charger functions will be disabled:

- 1. Charger current limit
- 2. Battery voltage OVP (4.9V)
- 3. Charger Thermal regulation (115°C)

This high-current mode is not guaranteed to operate normally if the load is too high or with fast dynamic changes due to the following limitations:

- 1. There is only one bump assigned for VBATT, so the maximum DC load is 1.5A.
- 2. The charger output will vary when load step is applied since there is no main battery connected.

CHARGER ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $V_{BATT} (=V_{VIN1}=V_{VIN2}=V_{VIN3}=V_{VIN_B1}=V_{VIN_B2})=3.7V$, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, $C_{VIN_CHG}=C_{VIN_B}1=C_{VIN_B2}=C_{BUCK}1=C_{BUCK2}=C_{VIN1}=C_{VIN2}=10 \ \mu$ F, $C_{LDOx}=C_{VTRM}=C_{COIN}=1\mu$ F. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J=-40°C to +125°C. (*Note 6, Note 9*)

O	Demonstern	Osmalikisma	T	Li	mit	Units
Symbol	Parameter	Conditions	тур	Min	Мах	
V _{CHG_IN}	AC wall adapter input voltage operating range			4.5	6.7	V
V	CHG IN OK Trip Point	V _{CHG_IN}	150			m\/
* OK_CHG		V _{CHG_IN}	40			IIIV
	Botton, oborging termination	V _{TERM} = 4.2V, I _{CHG} = 50 mA		-0.35	+0.35	
V _{TERM} Batt	Voltage	$V_{\rm TERM}$ is measured at 10% of the programmed $I_{\rm CHG}$ current		-1	+1	%
I _{CHG}	CHG_IN programmable full- rate charging current	$\begin{array}{l} 6.8V \geq V_{CHG} \geq 4.5V \\ V_{BATT} < V_{CHG-IN} - V_{OK_CHG} \\ V_{FULLRATE} < V_{BATT} < V_{TERM} (Note 10) \end{array}$		50	1200	mA
	Full-rate charging current tolerance	I _{CHG} = 400 mA		-10	+10	%
I _{PREEQUAL}	Pre-charging current	2.2V < V _{BATT} < V _{FULL_RATE}	50	20	80	mA
V _{FULL_RATE}	Full-rate qualification threshold	V _{BATT} rising, transition from pre-charging to full-rate charging	2.8	2.7	2.9	V
I _{EOC}	End-of-charge current, % of full-rate current	0.1C option selected	10			%
V _{RESTART}	Restart threshold voltage	From V _{TERM} voltage (4.2V - 100 mV option selected)	-100	-70	-130	mV
C _{BATT}	Capacitance on BATT	(Note 7)		30	1000	μF
T _{REG}	Regulated junction temperature	(Note 7)	115			°C

Buck Converters

The LP8765 contains two high-efficiency step-down DC-DC switching buck converters, capable of delivering a constant voltage from a single Li-lon battery. Using a voltage mode architecture with synchronous rectification, the LP8765 has the ability to deliver up to 600 mA (Buck1) and 500 mA (Buck2) depending on the input voltage, the output voltage, the ambient temperature, and the inductor chosen.

There are two modes of operation depending on the current required: PWM and PFM. PWM mode handles current loads of approximately 70 mA or higher, delivering voltage precision of $\pm 3\%$ with up to 90% efficiency or better. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption (I_q = 16 µA typ.) and a longer battery life. User can force the buck converters to PWM mode by setting FORCE PWM BUCKx bit in Control Register.

Besides PFM power-saving feature, the buck regulators inside the LP8765 also have low-power operation mode, which has lower current consumption compare to PFM. The lowpower mode can be enabled when SLEEP_N pin goes low if control bit BUCKS LOW PWR IN SLEEP = 1. However, the total load capability of bucks will be limited to 5mA when they operate at low-power mode. The buck regulators inside the LP8765 can operate up to a 100% duty cycle (PFET switch always on) for low-dropout control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.

CIRCUIT OPERATION

During the first portion of each switching cycle, the control block in the buck regulator turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of $(V_{IN} - V_{OUT})/L$ by storing energy in a magnetic field. During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of $-V_{OUT}/L$. The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

Modulating the PFET switch-on time to control the average current sent to the load regulates the output voltage. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.

PWM OPERATION

During PWM operation the converter operates as a voltagemode controller with input voltage feed forward. This allows the converter to achieve good load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage, is introduced.

While in PWM mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator can also turn off the switch in case the current limit of the PFET is exceeded. In this case the NFET switch is turned on and the inductor current ramps down. The next cycle is initiated by the clock turning off the NFET and turning on the PFET.

PFM OPERATION

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency. The part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- 1. The inductor current becomes discontinuous; or
- 2. The peak PFET switch current drops below the I_{MODE} level.

Typically,

$$I_{MODE} < 30 \text{ mA} + \frac{V_{IN}}{42\Omega}$$

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between ~0.6% and ~1.7% above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PFET switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I_{PFM} level set for PFM mode.

The typical peak current in PFM mode is:

$$I_{PFM} = 112 \text{ mA} + \frac{V_{IN}}{27\Omega}$$

Once the PFET switch is turned off, the NFET switch is turned on until the inductor current ramps to zero. When the NFET zero-current condition is detected, the NFET switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see figure below), the PFET switch is again turned on, and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NFET switch is turned on briefly to ramp the inductor current to zero; then both output switches are turned off, and the part enters an extremely low-power mode which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage (average voltage in PFM mode) to ~1.15% above the nominal PWM output voltage.

If the load current should increase during PFM mode (see below figure) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode.

V _{IN}	PWM to PFM (Typ.)	PFM to PWM (Typ.)
3.6V	50 mA	100 mA
4.5	65 mA	115 mA

FORCE PWM BUCK1 and FORCE PWM BUCK2 bits in Serial Interface control registers determine whether the buck converter chooses PFM/PWM operating mode automatically or operates constantly in PWM mode.



INTERNAL SYNCHRONOUS RECTIFICATION

While in PWM mode, the converter uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

CURRENT LIMITING

A current limit feature allows the circuit to protect itself and external components during overload conditions PWM mode implements cycle-by-cycle current limiting using an internal comparator that trips at 1000 mA (typ.) for Buck1 and Buck2. If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold. This ensures the inductor current has more time to decay, thereby preventing runaway.

SOFT-START

The LP8765 buck regulators have a soft start circuit which limits in-rush current during startup.

LOW-DROPOUT OPERATION

The buck converter can operate at 100% duty cycle (no switching, PFET switch completely on) for low-dropout support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. The minimum input voltage needed to support the output voltage is:

- V_{IN,MIN}: =I_{LOAD} * (R_{DSON(P)} + R_{INDUCTOR}) + V_{OUT}
- I_{LOAD}: I_{LOAD} current
- R_{DSON(P)}: PFET drain-source resistance in the triode region
- R_{INDUCTOR}: Inductor resistance

BUCK ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN3} = V_{VIN_B1} = V_{VIN_B2})=3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B1} = C_{VIN_B2} = C_{BUCK1} = C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J =25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J = -40°C to +125°C. (*Note 6, Note 11*)

Cumhal	Deveneter	Conditions	Turn	Limit		Unito
Symbol	Parameter	Conditions	тур.	Min	Max	Units
V _{FB1}	Feedback Voltage (Buck1)	V _{OUT} = 1.2V	1.2	1.164	1.236	
V _{FB2}	Feedback Voltage (Buck1)	V _{OUT} = 1.8V	1.8	1.746	1.854	
V _{OUT,PFM}	Output voltage regulation in PFM mode relative to regulation in PWM mode	(Note 7)	1.5			%
V _{OUT}	Line regulation (<i>Note 7</i>)	$3.0V \le V_{ N} \le 5.5V$ $I_{OUT} = 10 \text{ mA}$	0.14			%/V
V _{OUT}	Load regulation (Note 7)	100 mA ≤ I _{OUT} ≤ 300 mA	0.09			%/mA
	Switch pools ourront limit	PWM mode	1025	710	1500	
'LIM_PWM	Switch peak current innit	PWM mode @ 500 mA $3.0V \leq V_{IN} \leq 4.2V$ (Buck2)	925	25 630	1400	
R _{DSON (P)}	P channel FET on resistance	1/2 = 3.6 / $1 = 100 $ m/s	300			
R _{DSON (N)}	N channel FET on resistance	$v_{\rm IN} = 3.6v, v_{\rm OUT} = 100 {\rm mA}$	150			m s2
f _{osc}	Internal Oscillator Frequency	PWM mode	2	1.9	2.1	MHz
	Efficiency	I _{OUT} = 5 mA, PFM mode V _{OUT} = 1.35V (<i>Note 7</i>)	88			9/
η	Enciency	I _{OUT} = 300 mA, PWM mode V _{OUT} = 1.35V (<i>Note 7</i>)	90			%
T _{STUP}	Startup time	I _{OUT} = 0 V _{OUT_BUCK1} = 1.2V V _{OUT_BUCK2} = 1.8V (<i>Note 7</i>)	120 140			μs

Output Voltage Programming

BUCK#	Function	l (mA)	Output Voltage (V)	Startup Default	Enable Control
Buck1	CORE1	600	0.8-1.45 (50 mV step)	ON	S/I
Buck2	IO&Memory	500	0.8-1.45 (50 mV step)	ON	S/I

BUCK1 has two pre-programmed voltages BUCK1 NORMAL & BUCK1 SLEEP at 0x1C.

DVS FUNCTION FOR BUCK1

SLEEP_N	
High	Buck1 V _{OUT} = BUCK1 NORMAL
Low	Buck1 V _{OUT} = BUCK1 SLEEP

NOTE: If user does not want this DVS function, just program BUCK1 SLEEP = BUCK1 NORMAL = 1.2V.

LDO's

There are all together 10 LDO's in LP8765 grouped as:

- A-type LDO's (LDO's 1-4)
- D-type LDO's (LDO's 5-8)
- LILO LDO (LDO 9)
- USB LDO (LDO 10)

The A-type LDO's are optimized for supplying of analog loads and have ultra-low noise (10 μ VRMS) and excellent PSRR (75 dB) performance.

The D-type LDO's are optimized for good dynamic performance to supply different fast changing (digital) loads with still reasonable noise (30 $\mu VRMS$) and PSRR (60 dB) performance.

The LILO LDO (LDO9) is powered by the output of BUCK2 in order to get better efficiency.

The USB LDO (VTRM) is a high-voltage LDO that uses VIN_CHG as supply; it has 28V OVP capability.

All LDO's can be programmed through serial interface for different output voltage values.

A-TYPE LDO ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN2} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B} 1= C_{VIN_B2} = C_{BUCK} 1= C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J= -40°C to +125°C. (*Note 6*)

Symbol	Deremeter	Condition		Turn	Lin	nits	Unite
Symbol	Parameter	Condition	LDO#	тур.	Min	Max	Units
M			- 4		-2	+2	0/
VOUT	Oulput Voltage Accuracy	$V_{OUT} = TTTA, V_{OUT} = delaut$	1-4		-3	+3	%
I _{SLEEP}	Max output current in sleep mode (TXCO_EN = 0)	V_{OUT} +0.5V $\leq V_{IN} \leq$ 5.5V (<i>Note 7</i>)	2			1	mA
	Quitout aurrent limit	$\mathcal{V} = \mathcal{O}\mathcal{V}$	1	230	100		m 1
ISC		v _{out} = 0v	2,3,4	395	200		ma
V _{DO}	Dropout Voltage	V _{OUT} = 2.85V, I _{OUT} = I _{MAX} (<i>Note 8</i>)		90		150	mV
A\/	Line Regulation	$V_{OUT} + 0.5V \le V_{IN} \le 5.5V, I_{OUT} = 1mA$	1-4	25			m\/
ΔV _{OUT}	Load Regulation	1 mA ≤ I _{OUT} ≤ 450 mA		0.3			mv
e _N	Output noise voltage	10 Hz ≤ f ≤ 100 kHz C _{OUT} = 1μF (<i>Note 7</i>)	1-4	10			μV_{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f=10 kHz, C _{OUT} = 1μF I _{OUT} = 20 mA (<i>Note 7</i>)	1-4	75			dB
t _{STARTUP}	Startup Time from Shutdown	$C_{OUT} = 1\mu$ F, $I_{OUT} = I_{MAX}$, GPIO to 0.95*V _{OUT} (<i>Note 7</i>)	1-4	35			μs
VTRANSIENT	Startup Transient Overshoot	$C_{OUT} = 1\mu F$, $I_{OUT} = I_{MAX}$	1-4			30	mV
C _{OUT}	External output capacitance for stability		1-4	1.0	0.5	20	μF

D-TYPE LDO ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN2} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B1} = C_{VIN_B2} = C_{BUCK1} = C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J= -40°C to +125°C. (*Note 6*)

Symbol	Parameter	Condition		Turn	Limits		Unito
Symbol	Parameter	Condition	LDO#	тур.	Min	Max	Units
V			E 0		-2	+2	0/
V _{OUT}	Output voltage Accuracy	$v_{OUT} = mA, v_{OUT} = default$	0-0		-3	+3	70
I _{SLEEP}	Max output current in sleep mode (TXCO_EN = 0)	V_{OUT} +0.5V \leq $V_{IN} \leq$ 5.5V	5-6			1	mA
			5	680	400		
I _{SC}	Output current limit	V _{OUT} = 0V	6,7	380	200		mA
			8	540	300		

	_	• •••		_	Limits		
Symbol	Parameter	Condition	LDO#	Тур.	Min	Max	Units
			5	175		280	
V _{DO}	Dropout Voltage	V _{OUT} = 3V, I _{OUT} = I _{MAX} (<i>Note 8</i>)	6,7	90		150	mV
			8	135		225	
۸\/	Line Regulation	$V_{OUT} + 0.5V \le V_{IN} \le 5.5V, I_{OUT} = 1 \text{ mA}$	5.9 30	30			mV
ΔV _{OUT}	Load Regulation	1 mA ≤ I _{OUT} ≤ 450 mA	5-0	2			
0		10 Hz ≤ f ≤ 100 kHz	5-8	35			uV
ΥN	Output hoise voltage	C _{OUT} = 1μF (<i>Note 7</i>)	5-0	- 55			P RMS
PSBB	Power Supply Ripple Rejection	f=10 kHz, C _{OUT} = 1μF	1-4	65			dB
	Ratio	I _{OUT} = 20 mA (<i>Note 7</i>)					
t _{STARTUP}	Startup Time from Shutdown	$C_{OUT} = 1\mu F$, $I_{OUT} = I_{MAX}$, GPIO2 to 0.95*V _{OUT} (<i>Note 7</i>)	5-8	35			μs
V _{TRANSIEN}	Startup Transient Overshoot	$C_{OUT} = 1\mu F, I_{OUT} = I_{MAX} (Note 7)$	5-8			30	mV
Т	-						L
C _{OUT}	External output capacitance for stability		5-8	1.0	0.5	20	μF

LDO9 (LILO) ELECTRICAL CHARACTERISTICS

Limits in standard typeface are for $T_A = 25^{\circ}$ C. Limits in **boldface** type apply over the operating ambient temperature range -40° C $\leq T_A \leq + 125^{\circ}$ C). Unless otherwise noted, specifications apply to the closed loop typical application circuit with $V_{IN3} = 3.7$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 1$ µF, $V_{EN} = V_{BATT}$ (*Note 6*).

Symbol	Paramatar	Conditions	Turn	Limit		Unite
Symbol	Farameter	Conditions	тур	Min	Max	Units
V _{OUT}	Output Voltage Tolerance	$V_{OUT} = 1.2V$ at $V_{IN3} = 1.8V$		-2	2	%
$\Delta V_{OUT} / V_{IN}$	Line Regulation Error	$V_{IN3} = V_{OUT(NOM)} + 0.3V \text{ to } 1.8V,$ $I_{OUT} = 300 \text{ mA}$	0.1		1.5	mV
$\Delta V_{OUT} / \Delta m A$	Load Regulation Error	$V_{IN3} = 1.8V$, $I_{OUT} = 1$ mA to 300 mA	2		20	mV
I _{sc}	Output Current (short circuit)	$V_{OUT} = 0V, V_{IN3} = 1.8V, I_{OUT} = 1 \text{ mA}$	595	300		mA
V _{DO}	Output Voltage Dropout	V _{OUT} = 1.2V, I _{OUT} = 300 mA (<i>Note</i> <i>8</i>)	55		110	mV
50		I _{OUT} =150 mA (<i>Note 8</i>)	27.5		60	mV
EN	Output Noise	10 Hz to 100 Hz (<i>Note 7</i>)	100			mVRMS
PSRR	Power Supply Rejection Ration	Sine modulated V_{BATT} (<i>Note 7</i>) f = 10 Hz f = 100 Hz f = 1kHz Sine modulated V_{BATT} (<i>Note 7</i>) f = 10 Hz f = 100 Hz f = 10kHz f = 10kHz f = 100 kHz	70 65 45 80 90 95 85 64			dB dB
Ι _Q	Quiescent Current into V _{IN3} (Normal mode)	I _{LOAD} = 0 (<i>Note 7</i>)	11			μA
I _{Q(SHUTDOWN)}	V _{IN3} Shutdown Current	Output disabled (Note 7)	0.1			μA
۸\/	Line Transient Response (Note 7)	$\begin{split} V_{IN3} &= V_{OUT(NOM)} + 0.3V \text{ to } V_{OUT} \\ _{(NOM)} &+ 0.9V; \text{ tr, tf} = 10 \ \mu\text{s} \end{split}$	±1			mV
• OUT	Load Transient Response (Note 7)	Pulsed load 0↔300 mA, di/dt = 300 mA/1µs	±15			mV
T _{STARTUP}	Startup Time	GPIO3 to 0.95*V _{OUT} (<i>Note 7</i>)	70		150	μs

USB LDO (VTRM) ELECTRICAL CHARACTERISTICS

Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, $T_J = -40$ to $+125^{\circ}$ C. Unless otherwise specified, the following applies for $V_{VIN_CHG} = 5V$. (*Note 6*)

Cumhal	Deremeter	Conditions	Turn	Limit		Linite
Symbol	Parameter		тур	Min	Max	Units
V _{OUT}	Output Voltage Accuracy	I _{OUT} = 1mA,	3.3	3.15	3.5	V
I _{sc}	Output Current Limit	V _{OUT} = 0V	135	10		mA
ΔV _{OUT}	Line Regulation	$4.5V \le V_{IN_CHG} \le 6.5V$ $I_{OUT} = 10 \text{ mA}$	10			mV
ΔV _{OUT}	Load Regulation	1mA ≤ I _{OUT} ≤ 10mA	60			
PSRR	Power Supply Ripple Rejection Ratio	f = 10 kHz, C _{OUT} = 1mF I _{OUT} = 20 mA (<i>Note 7</i>)	45			dB
t _{START-UP}	Startup Time from Shutdown	C _{OUT} = 1mF, I _{OUT} = 10 mA (<i>Note 7</i>)	15			μs
V _{TRANSIENT}	Startup Transient Overshoot	C _{OUT} = 1mF, I _{OUT} = 10 mA (<i>Note 7</i>)	250			mV
C _{OUT}	External output capacitance for stability		1	0.6	20	μF

A/D Converter

LP8765 is equipped with a 12-bit successive approximation analog-to-digital converter to enable the conversion of analog inputs:

- Battery voltage
- Charge voltage or current
- IC temperature
- Battery Temperature (external input)

The battery voltage input and the charge current are scaled linearly to adapt the voltage/current range of the source to the input voltage range of the A/D core. The ADC is clocked by the internal 1MHz system clock. The conversion result is available in the registers 0x11 & 0x12 80 µs after the setting

of the CONV_START bit in the ADC Control Register. The ADC will automatically enter power save mode if conversions are not performed.

A/D CONVERTER DATA AND CONTROL REGISTERS

The Read/Write Control register ADC_CTRL allows starting the conversion, source selection and output format selection. Setting the CONV_START bit in the control register starts a new A/D conversion. Setting ADC_FORMAT register to '1' allows throwing out the MSB and shifting the result 1 bit left. This can be used if result's MSB is known, to get more data with one register read. User should wait at least 80 µs between two readings, or check the register bit CONVERSION_DONE=1 at 0x13 bit0 before read ADC data out.

ADC INPUT SELECTION (REGISTER 0x10)

	ADC INPUT SEL	-	Max_Value in		A
bit3	bit2	bit1	ADC Input	Formula	Accuracy
0	0	0	V _{BATT}	5.5V	±2% in operating range
0	0	1	V _{IN_CHG}	6.0V	±3% in operating range
0	1	0	I _{IN_CHG}	2.5A	TBD
0	1	1	Т _Ј	125°C	See Figure 1
1	0	0	V _{BATT}	6.0V	±3% in operating range
1	0	1	V _{BATT}	5.0V	±2% in operating range
1	1	0	V _{ADC1}	2.5V	±(2%+30 mV) in operating range
1	1	1	V _{ADC2}	2.5V	±(2%+30 mV) in operating range

MEASUREMENT RESULT CALCULATION

The transfer functions for conversions can be given as: VAL-UE = MAX_VALUE*(i+0.5)/4095 where i = 0...4095.

If only 8 most significant bits are read, then: VALUE = MAX_VALUE*(i+0.5)/255 where i = 0...255.

If ADC_FORMAT is set to 1 and 8 bits are read, then: VALUE = MAX_VALUE*(i+0.5)/511 where i = 0...255.

If MSB is assumed 1, then MAX_VALUE/2 must be added to this Value.

WORKING RANGE AND ACCURACY

ADC reading is accurate for VBATT voltages over 2.7V. ADC uses internal bandgap reference. Total absolute accuracy for voltage measurement is better than 3% over all working conditions.

For current measurement the absolute accuracy is better than 5% or 10 mA whatever is bigger.

S&H

Sample in time is 1μ s. As result ADC may sample in possible spikes that may occur during phone operation. To filter spikes out ADC code readings averaging can be used.





ADC ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $V_{BATT} (=V_{VIN1}=V_{VIN2}=V_{VIN3}=V_{VIN_B1}=V_{VIN_B2}) = 3.7V$, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, $C_{VIN_CHG}=C_{VIN_B1}=C_{UIN_B2}=C_{BUCK2}=C_{VIN1}=C_{VIN2}=10 \ \mu\text{F}$, $C_{LDOx}=C_{VTRM}=C_{COIN}=1\mu\text{F}$. Typical values and limits appearing in normal type apply for $T_J=25^{\circ}\text{C}$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, $T_J = -40^{\circ}\text{C}$ to +125°C. (*Note 6*)

Symbol	Deremeter	Conditions	Тур	Limit		Unito	
Symbol	Farameter	Conditions		Min	Max	Onits	
	Resolution		12			bits	
INL	Integral Nonlinearity	(Note 7)		-4 4			
DNL	Differential Nonlinearity	No missing code (<i>Note 7</i>)		-2	2	LSB	
	Conversion Time	(Note 7)			80	μs	

Real-Time Clock

Real-time clock (RTC) block is used for time tracking in any chip condition. It uses 32 kHz crystal oscillator for accurate time predictions and is supplied either from system supply in normal condition or from coin battery when the chip is in shutdown mode.

This RTC has the following features:

- Accurate time counting, with fine-grained correction for inaccuracies caused by environment;
- Calendar for years 2000 2099 with leap-year compensation and automatic day-of-week calculation; and
- Two highly customizable alarms.

All RTC data is presented in binary format, with following details:

- Seconds, minutes: codes from 000000 to 111011 represent numbers from 0 to 59;
- Hours: codes from 00000 to 10111 represent numbers from 0 to 23; only 24-hour mode available;
- Days of week: codes from 000 to 110 represent days from Monday to Sunday;
- Days of month: codes from 00000 to 11110 represent days from 1st to 31st; and
- Years: codes from 0000000 to 1100011 represent years from 2000 to 2099.

RTC time and alarm registers are user-writable, except for day-of-week registers, which are calculated automatically and are read-only.

Alarms allow creating periodical or one-time events. The result of an alarm event depends on the PMU state. If PMU is in standby, then alarm causes PMU to start up. If PMU is in working mode, then alarm creates an interrupt.

Alarm event happens if the alarm is activated (ALARM AC-TIVATED bit is '1') and current RTC time matches the time in alarm configuration time stored in the register. The smallest alarm selection time unit is 1 minute, and the event always happens on the first second of the minute. To exclude a time unit value from matching check, all alarm configuration bits for this value must be written to '1'. For example, to ignore month number on alarm creation, the ALARM MONTH code must be 1111. Alarm weekday bits must also be configured alarm event can only happen on selected weekdays. If weekday is not important or not known, then all weekday bits should be set to '1'.

If the user writes some data into RTC alarm registers, then this data is stored inside RTC. This data will stay there as long as RTC has power. Turning off the phone will not remove RTC supply, so the alarms will still work and can trigger a phone power-up.

RTC UNLOCK FUNCTION

If the Battery voltage is lower than 3.4V/3.5V, the RTC level shifts will be disabled when AC adapter or USB cable is plugged in. In order to unlock the RTC date, two control bits in address 0x39, "RTC UNLOCK" & "RTC DATA LATCH" are used by following sequence:

- 1. Write 04h to address 0x39h
- 2. Write 08h to address 0x39h

RTC TIME SELECTION TABLE 1 Registers 0x4C...0x51

RTC TIME SECONDS	Current RTC time: seconds (0x000x3B)
RTC TIME MINUTES	Current RTC time: minutes (0x000x3B)
RTC RESET SECONDS	Write '1' to reset seconds value to 0
RTC TIME HOURS	Current RTC time: hours (0x000x17)
RTC TIME DAY OF MONTH	Current RTC time: day of month (0x000x1E; 0x00 is the first day of the month)
RTC TIME WEEKDAY	Current RTC time: weekday (0x00x6; 0x0 - Monday, 0x1 - Tuesday, 0x2 - Wednesday, 0x3 - Thursday, 0x4 - Friday, 0x5 - Saturday, 0x6 - Sunday)
RTC TIME MONTH	Current RTC time: month (0x00xB; 0x0 - January, 0x1 - February, 0x2 - March, 0x3 - April, 0x4 - May, 0x5 - June, 0x6 - July, 0x7 - August, 0x8 - September, 0x9 - October, 0xA - November, 0xB - December)
RTC TIME YEAR	Current RTC time: year (0x000x63 - years 20002099)

RTC TIME SELECTION TABLE 2 Registers 0x54...0x62

ALARMX MINUTES	Minute setting for alarm; 0x3F to ignore minutes
ALARMX HOURS	Hour setting for alarm; 0x1F to ignore hours
ALARMX DAY OF MONTH	Day of month setting for alarm; 0x1F to ignore day of month
ALARMX MONTH	Month setting for alarm; 0xF to ignore month
ALARMX YEAR	Year setting for alarm; 0x7F to ignore year
ALARMX MONDAY/ TUESDAY/	
WEDNESDAY/ THURSDAY/	Weekday selection for alarm; write '1' to allow alarm on that day
FRIDAY/ SATURDAY/SUNDAY	
	0 - Alarm not activated
	1 - Alarm activated

Backup Battery Charger

Backup battery charger (BBC) is intended for charging an external coin cell battery. Its output is connected to the VCOIN pin. It consists of Voltage Limited Current Source with $1k\Omega$ output resistor. By default it is always on.

It is possible to turn backup battery charger off via registers. VCOIN – voltage limit and ICOIN – current source values are also programmable via registers (the possible values are stated in *Backup Battery Charger*). BBC has a reverse current protection. VCOIN pin voltage can be measured by an internal ADC.



FIGURE 2. BBC IU Characteristic

BACKUP BATTERY CHARGER ELECTRICAL CHARACTERISTICS

Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, $T_J = -40$ to $+125^{\circ}C$. Unless otherwise specified, the following applies for $V_{VIN_CHG} = 5V$. (*Note 6*)

Symbol	Parameter	Conditions	Tun	Limit		Unito
Symbol		Conditions	тур	Min	Max	Units
VCOIN	Voltage limit	I _{LOAD} = 1μA VCOIN programmed to 3V	3V	-7%	+7%	v
ICOIN	Charging current	VCOIN pin shorted to GND ICOIN programmed to 200 µA	200	-20%	+20%	μA
R _{VCOIN}	Internal series resistor		1.0	0.5	1.6	kΩ
I _{LEAK}	Reverse leakage current	VRTC pin current = 0			10	μA
I _{RTC}	COIN input current	V _{COIN} = 3V	1.7		5	μA

32.768 kHz Crystal Oscillator

There are two options for implementing the 32.768 kHz oscillator:

 An external crystal that is connected between XIN and XOUT. The external crystal ESR must not exceed 100 kΩ; if this value is exceeded the circuit may never start oscillating.

Comparators

2. An external oscillator module could be used by connecting the module output directly into XIN. When using an external oscillator module, the XOUT pin should be unconnected.

Pins XIN and XOUT are not able to drive external load. Oscillator output is buffered to pin OSC_32KHZx.

LP8765 contains two general purpose comparators which can be used for detecting external accessories like ear plugs, etc.

COMPARATOR ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN2} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B} 1= C_{VIN_B2} = C_{BUCK} 1= C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J= -40°C to +125°C. (*Note 6*)

Gumbal	Parameter	Canditiana	Тур	Limit		Unito
Symbol		Conditions		Min	Max	Units
	Input threshold voltage	Default setting	250			
		Programmable threshold voltages	25			
			50			
			100			
V _{TH}			150			
			250			mV
			500			
			750			
			1000			
I _{IL}	Input leakage current	INP1, INP2		4	. 4	
		$0V \le V_{INPUT} \le V_{BATT}$		-1	+1	

3 Current Sinks

SINK1: Powered up to VBATT+0.5V, 100 mA/120 mA Max Current.

SINK2: Powered up to VBATT+0.5V, 100 mA/120 mA Max Current.

SINK3: Powered up to 10V, 100 mA/120 mA Max Current.

Recommendation: use either SINK1 or SINK2 to drive DC motor.

CURRENT SINK ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{BATT} (= V_{VIN1} = V_{VIN2} = V_{VIN3} = V_{VIN_B1} = V_{VIN_B2}) =3.7V, GND (=GND_B1=GND_B2=GND_LDO=GND_SINK) =0V, C_{VIN_CHG} = C_{VIN_B} 1= C_{VIN_B2} = C_{BUCK} 1= C_{BUCK2} = C_{VIN1} = C_{VIN2} =10 µF, C_{LDOx} = C_{VTRM} = C_{COIN} =1µF. Typical values and limits appearing in normal type apply for T_J=25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J=-40°C to +125°C. (*Note 6*)

	Deremeter	Ture	Li	Unito		
Symbol	Parameter	тур	Min	Мах	Units	
V	Voltage tolerance at SINK1+2 pins			V _{BATT} +0.5	V	
V SINK_MAX	Voltage tolerance at SINK3 pins			10	v	
I _{OUT} (100 mA)	Sink current range		6.25	100	mA	
I _{OUT} (120 mA)	Sink current range		7.5	120	mA	
I _{OUT} Resolution	Current control resolution	4			bits	
I _{OUT} Accuracy	Current accuracy at default current		-5	5	%	
PWM Resolution	PWM control resolution	6			bits	
V _{SAT} (100 mA)	Saturation voltage at 90 mA*	310			mV	
V _{SAT} (120 mA)	Saturation voltage at 108 mA*	385			mV	
f _{PWM}	PWM frequency	20.4			kHz	

* Headroom voltage at SINK pin when current drop to 90% of its nominal value.

SINK DRIVERS

Each driver may be configured for 100 mA or 120 mA current range.

Sink Scale = 0					
SINK IOUT[3:0]	l _{OUT} (mA)				
1111	100.00				
1110	93.75				
1101	87.50				
1100	81.25				
1011	75.00				
1010	68.75				
1001	62.50				
1000	56.25				
0111	50.00				
0110	43.75				
0101	37.50				
0100	31.25				
0011	25.00				
0010	18.75				
0001	12.50				
0000	6.25				

SINK IOUT[3:0]	I _{OUT} (mA)				
1111	120.00				
1110	112.50				
1101	105.00				
1100	97.50				
1011	90.00				
1010	82.50				
1001	75.00				
1000	67.50				
0111	60.00				
0110	52.50				
0101	45.00				
0100	37.50				
0011	30.00				
0010	22.50				
0001	15.00				
0000	7.50				

LP8765

Sink Scale = 0

I²C-Compatible Serial Bus Interface

INTERFACE BUS OVERVIEW

The I²C-compatible synchronous serial interface provides access to the programmable functions and registers on the device.

This protocol uses a two-wire interface for bi-directional communications between the ICs connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pull-up resistor of 1.5 k Ω and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the SCL.

DATA TRANSACTIONS

One data bit is transferred during each clock pulse. Data is sampled during the high state of the SCL. Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.



FIGURE 3. Bit Transfer

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop

Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.

START AND STOP

The Master device on the bus always generates the Startand-Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy, and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.



FIGURE 4. Start-and-Stop Conditions

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

ACKNOWLEDGE CYCLE

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device. The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.



FIGURE 5. Bus Acknowledge Cycle



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com