# National Semiconductor is now part of 

 Texas Instruments.
## Search http://www.ti.com/ for the latest technical

 information and details on our current products and services.
## LMH6732

High Speed Op Amp with Adjustable Bandwidth

## General Description

The LMH6732 is a high speed op amp with a unique combination of high performance, low power consumption, and flexibility of application. The supply current is adjustable, over a continuous range of more than 10 to 1 , with a single resistor, $\mathrm{R}_{\mathrm{p}}$. This feature allows the device to be used in a wide variety of high performance applications including device turn on/ turn off (Enable/ Disable) for power saving or multiplexing. Typical performance at any supply current is exceptional. The LMH6732's design has been optimized so that the output is well behaved, eliminating spurious outputs on "Enable".
The LMH6732's combination of high performance, low power consumption, and large signal performance makes it ideal for a wide variety of remote site equipment applications such as battery powered test instrumentation and communications gear. Other applications include video switching matrices, ATE and phased array radar systems.
The LMH6732 is available in the SOIC and SOT23-6 packages. To reduce design times and assist in board layout, the LMH6732 is supported by an evaluation board.

## Features

- Exceptional Performance at any Supply Current: $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}$, Typical unless Noted:

| $\mathrm{I}_{\mathrm{CC}}$ <br> $(\mathrm{mA})$ | -3 dB <br> BW <br> $(\mathrm{MHz})$ | DG/DP $(\% /$ <br> deg.) <br> PAL | Slew <br> Rate <br> $(\mathrm{V} / \mu \mathrm{s})$ | THD <br> 1 MHz <br> $(\mathrm{dBc})$ | Output <br> Current <br> $(\mathrm{mA})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1.0 | 55 | $0.020 / 0.036$ | 400 | -70.0 | 9 |
| 3.4 | 180 | $0.022 / 0.017$ | 2100 | -78.5 | 45 |
| 9.0 | 540 | $0.025 / 0.010$ | 2700 | -79.6 | 115 |

- Ultra High Speed (-3dB BW)
$1.5 \mathrm{GHz}\left(\mathrm{I}_{\mathrm{CC}}=10 \mathrm{~mA}\right.$,
- Single resistor adjustability of supply current
- Fast enable/ disable capability
$20 \mathrm{~ns}\left(\mathrm{I}_{\mathrm{cc}}=9 \mathrm{~mA}\right)$
- "Popless" output on "Enable"
$15 \mathrm{mV}\left(\mathrm{I}_{\mathrm{CC}}=1 \mathrm{~mA}\right)$
- Ultra low disable current $<1 \mu \mathrm{~A}$
- Unity gain stable
- Improved Replacement for CLC505 \& CLC449


## Applications

- Battery powered systems
- Video switching and distribution
- Remote site instrumentation
- Mobile communications gear

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
$V_{S}$

I | Out | (Note 3) |
| :--- | ---: |
| $I_{\text {CC }}$ | 14 mA |
| Common Mode Input Voltage | $\mathrm{V}^{-}$to $\mathrm{V}^{+}$ |
| Maximum Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Information |  |
| $\quad$ Infrared or Convection $(20 \mathrm{sec})$ | $235^{\circ} \mathrm{C}$ |
| Wave Soldering $(10 \mathrm{sec})$ |  |$\quad 260^{\circ} \mathrm{C}$

Thermal Resistance

| Package | $\theta_{\mathrm{Jc}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\text {JA }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right.$ ) |
| :---: | :---: | :---: |
| 8-Pin SOIC | $65^{\circ} \mathrm{C} / \mathrm{W}$ | $166^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6-Pin SOT23 | $120^{\circ} \mathrm{C} / \mathrm{W}$ | $198{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Nominal Supply Voltage |  | $\pm 4.5 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ |
| Operating Supply Current |  | $0.5 \mathrm{~mA}<\mathrm{I}_{\mathrm{CC}}<$ |
|  |  | 12 mA |

ESD Tolerance (Note 4)
Electrical Characteristics $\mathrm{I}_{\mathbf{C C}}=9 \mathrm{~mA}$ (Note 2)
$A_{V}=+2, R_{F}=700 \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, R_{P}=39 \mathrm{k} \Omega$; Unless otherwise specified.

|  |  |  | Min | Typ | Max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | $($ Note 6) | (Note 6) | (Note 6) | Units |

Frequency Domain Response

| SSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 540 | MHz |
| :---: | :---: | :---: | :---: | :---: |
| LSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}_{\text {PP }}$ | 315 | MHz |
| $\mathrm{GF}_{0.1 \mathrm{~dB}}$ | 0.1 dB Gain Flatness | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 180 | MHz |
| GFP | Frequency Response Peaking | DC to $200 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 0.01 | dB |
| GFR | Frequency Response Rolloff | DC to $200 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 0.15 | dB |
| LPD | Linear Phase Deviation | DC to $200 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 0.6 | deg |
|  |  | DC to $140 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 0.1 |  |
| DG | Differential Gain | $\mathrm{R}_{\mathrm{L}}=150 \Omega, 4.43 \mathrm{MHz}$ | 0.025 | \% |
| DP | Differential Phase | $\mathrm{R}_{\mathrm{L}}=150 \Omega, 4.43 \mathrm{MHz}$ | 0.010 | deg |

Time Domain Response

| TRS | Rise Time | 2V Step |  | 0.8 |  | ns |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| TRL | Fall Time | 2V Step |  | 0.9 |  |  |
| $\mathrm{~T}_{\mathrm{S}}$ | Setting Time to 0.04\% | $\mathrm{A}_{\mathrm{V}}=-1,2 \mathrm{~V}$ Step |  | 18 |  | ns |
| OS | Overshoot | 2V Step |  | 1 |  | $\%$ |
| SR | Slew Rate | 5V Step, $40 \%$ to $60 \%$ <br> (Note 5) |  | 2700 | $\mathrm{~V} / \mathrm{Ms}$ |  |

Distortion And Noise Response

| HD2 | 2nd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 20 \mathrm{MHz}$ |  | -60 | dBc |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| HD3 | 3rd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 20 \mathrm{MHz}$ |  | -64 |  |  |
| THD | Total Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 1 \mathrm{MHz}$ |  | -79.6 |  | dBc |
| $\mathrm{V}_{\mathrm{N}}$ | Input Referred Voltage Noise | $>1 \mathrm{MHz}$ |  | 2.5 | dBc |  |
| $\mathrm{I}_{\mathrm{N}}$ | Input Referred Inverting Noise <br> Current | $>1 \mathrm{MHz}$ | 9.7 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |  |
| $\mathrm{I}_{\mathrm{NN}}$ | Input Referred Non-Inverting Noise <br> Current | $>1 \mathrm{MHz}$ |  | 1.8 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| SNF | Noise Floor | $>1 \mathrm{MHz}$ |  | -154 |  |  |
| INV | Total Integrated Input Noise | 1 MHz to 200 MHz | 60 | dBm |  |  |

## Static, DC Performance

| $\mathrm{V}_{1 \mathrm{O}}$ | Input Offset Voltage |  |  | $\pm 3.0$ | $\pm 8.0$ <br> 9.9 | mV |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{DV}_{1 \mathrm{O}}$ | Input Offset Voltage Average Drift | (Note 8) |  | 16 |  | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |

Electrical Characteristics $\mathbf{I}_{\mathbf{C C}}=9 \mathrm{~mA}$ (Note 2) (Continued)
$A_{V}=+2, R_{F}=700 \Omega, V_{S}= \pm 5 V, R_{L}=100 \Omega, R_{P}=39 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | $\begin{gathered} \text { Max } \\ \text { (Note 6) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{BN}}$ | Input Bias Current | Non Inverting (Note 7) |  | -2 | $\begin{aligned} & \pm 11 \\ & \pm 12 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{DI}_{\mathrm{BN}}$ | Input Bias Current Average Drift | Non-Inverting (Note 8) |  | 5 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{BI}}$ | Input Bias Current | Inverting (Note 7) |  | -9 | $\begin{aligned} & \pm 20 \\ & \pm 30 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{DI}_{\mathrm{BI}}$ | Input Bias Current Average Drift | Inverting (Note 8) |  | -14 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| +PSRR | Positive Power Supply Rejection Ratio | DC | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | 62 |  | dB |
| -PSRR | Negative Power Supply Rejection Ratio | DC | $\begin{aligned} & 51 \\ & 48 \end{aligned}$ | 56 |  | dB |
| CMRR | Common Mode Rejection Ratio | DC | $\begin{array}{r} 49 \\ 46 \\ \hline \end{array}$ | 52 |  | dB |
| $\mathrm{I}_{\mathrm{Cc}}$ | Supply Current | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{R}_{\mathrm{P}}=39 \mathrm{k} \Omega$ | $\begin{aligned} & 7.5 \\ & 6.6 \end{aligned}$ | 9.0 | $\begin{aligned} & 10.5 \\ & 11.7 \end{aligned}$ | mA |
| $\mathrm{I}_{\mathrm{CC}} \mathrm{l}$ | Supply Current During Shutdown |  |  | <1 |  | $\mu \mathrm{A}$ |
| Miscellaneous Performance |  |  |  |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Non-Inverting |  | 4.7 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Non-Inverting |  | 1.8 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | Closed Loop |  | 32 |  | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Range | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\begin{aligned} & \pm 3.60 \\ & \pm 3.55 \end{aligned}$ | $\pm 3.75$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{aligned} & \pm 2.90 \\ & \pm 2.85 \end{aligned}$ | $\pm 3.10$ |  |  |
| CMIR | Common Mode Input Range | Common Mode |  | $\pm 2.2$ |  | V |
| $\mathrm{I}_{0}$ | Output Current | $\begin{array}{\|l\|} \hline \text { Closed Loop } \\ -40 \mathrm{mV} \leq \mathrm{V}_{\mathrm{O}} \leq 40 \mathrm{mV} \\ \hline \end{array}$ | $\pm 75$ | $\pm 115$ |  | mA |
| TON | Turn-on Time | $0.5 \mathrm{~V}_{\text {PP }}$ Sine Wave, $90 \%$ of Full Value |  | 20 |  | ns |
| TOFF | Turn-off Time | $0.5 \mathrm{~V}_{\mathrm{PP}}$ Sine Wave, $<5 \%$ of Full Value |  | 9 |  |  |
| $\mathrm{V}_{\text {O glitch }}$ | Turn-on Glitch |  |  | 50 |  | mV |
| FDTH | Feed-Through | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=+2$, Off State |  | -61 |  | dB |

## Electrical Characteristics $\mathrm{I}_{\mathbf{C C}}=3.4 \mathrm{~mA}$ (Note 2)

$A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, R_{P}=137 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Max <br> (Note 6) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Domain Response |  |  |  |  |  |  |
| SSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 180 |  | MHz |
| LSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}_{\text {PP }}$ |  | 100 |  | MHz |
| $\mathrm{GF}_{0.1 \mathrm{~dB}}$ | 0.1dB Gain Flatness | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 50 |  | MHz |
| GFP | Frequency Response Peaking | DC to $75 \mathrm{MHz}, \mathrm{V}_{\text {Out }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.15 |  | dB |
| GFR | Frequency Response Rolloff | DC to $75 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.05 |  | dB |
| LPD | Linear Phase Deviation | DC to $55 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.5 |  | deg |
|  |  | DC to $25 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.1 |  |  |
| DG | Differential Gain | $\mathrm{R}_{\mathrm{L}}=150 \Omega, 4.43 \mathrm{MHz}$ |  | 0.022 |  | \% |
| DP | Differential Phase | $\mathrm{R}_{\mathrm{L}}=150 \Omega, 4.43 \mathrm{MHz}$ |  | 0.017 |  | deg |
| Time Domain Response |  |  |  |  |  |  |

Electrical Characteristics $\mathbf{I}_{\mathbf{C C}}=\mathbf{3 . 4 m A}$ (Note 2) (Continued)
$A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, R_{P}=137 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{aligned} & \text { Typ } \\ & \text { (Note 6) } \end{aligned}$ | $\begin{gathered} \text { Max } \\ \text { (Note 6) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRS | Rise Time | 2V Step |  | 1.7 |  | ns |
| TRL | Fall Time | 2V Step |  | 2.1 |  |  |
| $\mathrm{T}_{\text {S }}$ | Settling Time to 0.04\% | $\mathrm{A}_{\mathrm{V}}=-1,2 \mathrm{~V}$ Step |  | 18 |  | ns |
| OS | Overshoot | 2V Step |  | 2 |  | \% |
| SR | Slew Rate | 5V Step, 40\% to 60\% (Note 5) |  | 2100 |  | V/ $/ \mathrm{s}$ |
| Distortion And Noise Response |  |  |  |  |  |  |
| HD2 | 2nd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 10 \mathrm{MHz}$ |  | -51 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $2 \mathrm{~V}_{\text {PP }}, 10 \mathrm{MHz}$ |  | -65 |  | dBc |
| THD | Total Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 1 \mathrm{MHz}$ |  | -78.5 |  | dBc |
| $\mathrm{V}_{\mathrm{N}}$ | Input Referred Voltage Noise | $>1 \mathrm{MHz}$ |  | 4.1 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Input Referred Inverting Noise Current | $>1 \mathrm{MHz}$ |  | 8.8 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{I}_{\mathrm{NN}}$ | Input Referred Non-Inverting Noise Current | $>1 \mathrm{MHz}$ |  | 1.1 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| SNF | Noise Floor | $>1 \mathrm{MHz}$ |  | -151 |  | $\mathrm{dBm}_{1 \mathrm{~Hz}}$ |
| INV | Total Integrated Input Noise | 1 MHz to 100 MHz |  | 60 |  | $\mu \mathrm{V}$ |

## Static, DC Performance

| $\mathrm{V}_{10}$ | Input Offset Voltage |  |  | $\pm 2.5$ | $\begin{aligned} & \pm 7.0 \\ & \pm 8.5 \end{aligned}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DV ${ }_{10}$ | Input Offset Voltage Average Drift | (Note 8) |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{BN}}$ | Input Bias Current | Non Inverting (Note 7) |  | -0.4 | $\begin{aligned} & \pm 4 \\ & \pm 6 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{DI}_{\mathrm{BN}}$ | Input Bias Current Average Drift | Non-Inverting (Note 8) |  | 8 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{BI}}$ | Input Bias Current | Inverting (Note 7) |  | -1 | $\begin{aligned} & \pm 12 \\ & \pm 16 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{DI}_{\mathrm{BI}}$ | Input Bias Current Average Drift | Inverting (Note 8) |  | -3 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| +PSRR | Positive Power Supply Rejection Ratio | DC | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | 64 |  | dB |
| -PSRR | Negative Power Supply Rejection Ratio | DC | $\begin{aligned} & 51 \\ & 50 \\ & \hline \end{aligned}$ | 57 |  | dB |
| CMRR | Common Mode Rejection Ratio | DC | $\begin{aligned} & 49 \\ & 48 \end{aligned}$ | 55 |  | dB |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{R}_{\mathrm{P}}=137 \mathrm{k} \Omega$ | $\begin{aligned} & \hline 2.8 \\ & 2.6 \end{aligned}$ | 3.4 | $\begin{aligned} & \hline 3.9 \\ & 4.1 \end{aligned}$ | mA |
|  | Supply Current During Shutdown |  |  | <1 |  | $\mu \mathrm{A}$ |

## Miscellaneous Performance

| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Non-Inverting |  | 15 | $\mathrm{M} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Non-Inverting |  | 1.7 | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | Closed Loop |  | 50 | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Range | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\begin{aligned} & \pm 3.60 \\ & \pm 3.55 \end{aligned}$ | $\pm 3.78$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{aligned} & \pm 2.90 \\ & \pm 2.85 \end{aligned}$ | $\pm 3.10$ |  |
| CMIR | Common Mode Input Range | Common Mode |  | $\pm 2.2$ | V |
| $\mathrm{I}_{0}$ | Output Current | Closed Loop $-20 \mathrm{mV} \leq \mathrm{V}_{\mathrm{O}} \leq 20 \mathrm{mV}$ | $\pm 30$ | $\pm 45$ | mA |

Electrical Characteristics $\mathrm{I}_{\mathbf{C C}}=3.4 \mathrm{~mA}$ (Note 2) (Continued)
$A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, R_{P}=137 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Min <br> (Note 6) | Typ <br> $($ Note 6) | Max <br> (Note 6) | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| TON | Turn-on Time | $0.5 \mathrm{~V}_{\mathrm{PP}}$ Sine Wave, $90 \%$ of <br> Full Value |  | 42 |  |  |
| TOFF | Turn-off Time | $0.5 \mathrm{~V}_{\mathrm{PP}}$ Sine Wave, $<5 \%$ of <br> Full Value |  | 10 | n |  |
| $\mathrm{V}_{\mathrm{O} \text { glitch }}$ | Turn-on Glitch |  | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=+2$, Off State |  | -61 | c |
| FDTH | Feed-Through |  | mV |  |  |  |

## Electrical Characteristics $\mathrm{I}_{\mathbf{c C}}=1.0 \mathrm{~mA}$ (Note 2)

$A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=500 \Omega, R_{P}=412 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | $\begin{gathered} \text { Max } \\ \text { (Note 6) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Domain Response |  |  |  |  |  |  |
| SSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 55 |  | MHz |
| LSBW | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}_{\text {PP }}$ |  | 30 |  | MHz |
| $\mathrm{GF}_{0.1 \mathrm{~dB}}$ | 0.1dB Gain Flatness | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 20 |  | MHz |
| GFP | Frequency Response Peaking | DC to 25 MHz , $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.11 |  | dB |
| GFR | Frequency Response Rolloff | DC to 25 MHz , $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.05 |  | dB |
| LPD | Linear Phase Deviation | DC to $20 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 1 |  | deg |
|  |  | DC to $14 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ |  | 0.3 |  |  |
| DG | Differential Gain | $\mathrm{R}_{\mathrm{L}}=500 \Omega, 4.43 \mathrm{MHz}$ |  | 0.020 |  | \% |
| DP | Differential Phase | $\mathrm{R}_{\mathrm{L}}=500 \Omega, 4.43 \mathrm{MHz}$ |  | 0.036 |  | deg |
| Time Domain Response |  |  |  |  |  |  |
| TRS | Rise Time | 2V Step |  | 3.7 |  | ns |
| TRL | Fall Time | 2 V Step |  | 5.1 |  |  |
| $\mathrm{T}_{\text {S }}$ | Settling Time to 0.04\% | $\mathrm{A}_{\mathrm{V}}=-1,2 \mathrm{~V}$ Step |  | 18 |  | ns |
| OS | Overshoot | 2V Step |  | 2 |  | \% |
| SR | Slew Rate | 5V Step, $40 \%$ to 60\% (Note 5) |  | 400 |  | V/ $/$ s |
| Distortion And Noise Response |  |  |  |  |  |  |
| HD2 | 2nd Harmonic Distortion | $2 \mathrm{~V}_{\text {PP }}, 5 \mathrm{MHz}$ |  | -43 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 5 \mathrm{MHz}$ |  | -65 |  | dBc |
| THD | Total Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{PP}}, 1 \mathrm{MHz}$ |  | -70.0 |  | dBc |
| $\mathrm{V}_{\mathrm{N}}$ | Input Referred Voltage Noise | $>1 \mathrm{MHz}$ |  | 8.4 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Input Referred Inverting Noise Current | $>1 \mathrm{MHz}$ |  | 9.0 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{I}_{\mathrm{NN}}$ | Input Referred Non-Inverting Noise Current | $>1 \mathrm{MHz}$ |  | 0.8 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| SNF | Noise Floor | $>1 \mathrm{MHz}$ |  | -147 |  | $\mathrm{dBm}_{1 \mathrm{~Hz}}$ |
| INV | Total Integrated Input Noise | 1 MHz to 100 MHz |  | 29 |  | $\mu \mathrm{V}$ |
| Static, DC Performance |  |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Input Offset Voltage |  |  | $\pm 1.6$ | $\begin{aligned} & \pm 6.0 \\ & \pm 7.3 \end{aligned}$ | mV |
| $\mathrm{DV}_{10}$ | Input Offset Voltage Average Drift | (Note 8) |  | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{BN}}$ | Input Bias Current | Non Inverting (Note 7) |  | 0.04 | $\begin{aligned} & \pm 2.0 \\ & \pm 2.5 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{DI}_{\mathrm{BN}}$ | Input Bias Current Average Drift | Non-Inverting (Note 8) |  | -1 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{BI}}$ | Input Bias Current | Inverting (Note 7) |  | -0.1 | $\begin{aligned} & \pm 6 \\ & \pm 8 \end{aligned}$ | $\mu \mathrm{A}$ |

Electrical Characteristics $\mathbf{I}_{\mathbf{C C}}=1.0 \mathrm{~mA}$ (Note 2) (Continued)
$A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}, R_{L}=500 \Omega, R_{P}=412 \mathrm{k} \Omega$; Unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | $\begin{gathered} \text { Max } \\ \text { (Note 6) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{DI}_{\mathrm{BI}}$ | Input Bias Current Average Drift | Inverting (Note 8) |  | -3 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| +PSRR | Positive Power Supply Rejection Ratio | DC | $\begin{aligned} & 52 \\ & 51 \end{aligned}$ | 64 |  | dB |
| -PSRR | Negative Power Supply Rejection Ratio | DC | $\begin{aligned} & 51 \\ & 49 \end{aligned}$ | 59 |  | dB |
| CMRR | Common Mode Rejection Ratio | DC | $\begin{aligned} & 49 \\ & 47 \end{aligned}$ | 55 |  | dB |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply Current | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{R}_{\mathrm{P}}=412 \mathrm{k} \Omega$ | $\begin{aligned} & 0.70 \\ & 0.66 \end{aligned}$ | 1.0 | $\begin{aligned} & 1.3 \\ & 1.4 \end{aligned}$ | mA |
| ICCl | Supply Current During Shutdown |  |  | <1 |  | $\mu \mathrm{A}$ |
| Miscellaneous Performance |  |  |  |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Non-Inverting |  | 46 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Non-Inverting |  | 1.7 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | Closed Loop |  | 100 |  | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Range | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\begin{aligned} & \pm 3.60 \\ & \pm 3.55 \end{aligned}$ | $\pm 3.78$ |  | V |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | $\begin{aligned} & \pm 2.90 \\ & \pm 2.85 \end{aligned}$ | $\pm 3.10$ |  |  |
| CMIR | Common Mode Input Range | Common Mode |  | $\pm 2.2$ |  | V |
| $\mathrm{I}_{0}$ | Output Current | Closed Loop $-15 \mathrm{mV} \leq \mathrm{V}_{\mathrm{O}} \leq 15 \mathrm{mV}$ | $\pm 6$ | $\pm 9$ |  | mA |
| TON | Turn-on Time | $0.5 \mathrm{~V}_{\mathrm{PP}}$ Sine Wave, $90 \%$ of Full Value |  | 95 |  | ns |
| TOFF | Turn-off Time | $0.5 \mathrm{~V}_{\mathrm{PP}}$ Sine Wave, $<5 \%$ of Full Value |  | 40 |  |  |
| $\mathrm{V}_{\mathrm{O} \text { glitch }}$ | Turn-on Glitch |  |  | 15 |  | mV |
| FDTH | Feed-Through | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=+2$, Off State |  | -61 |  | dB |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.
Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_{J}=T_{A}$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_{J}>T_{A}$. Min/Max ratings are based on production testing unless otherwise specified.
Note 3: The maximum output current $\left(l_{\mathrm{O}}\right)$ is determined by device power dissipation limitations.
Note 4: Human body model: $1.5 \mathrm{k} \Omega$ in series with 100 pF . Machine model: $0 \Omega$ in series with 200 pF .
Note 5: Slew Rate is the average of the rising and falling edges.
Note 6: Typical numbers are the most likely parametric norm. Bold numbers refer to over temperature limits.
Note 7: Negative input current implies current flowing out of the device.
Note 8: Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change.

## Connection Diagrams

8-Pin SOIC


6-Pin SOT23


## Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing |
| :---: | :---: | :---: | :---: | :---: |
| 8-pin SOIC | LMH6732MA | LMH6732MA | 95 Units/Rail | M08A |
|  | LMH6732MAX |  | $2.5 k$ Units Tape and Reel |  |
|  | LMH6732MF |  | A97A | 1k Units Tape and Reel |
|  | LMH6732MFX |  | 3k Units Tape and Reel |  |

Typical Performance Characteristics


20060209



Frequency Response
$\mathrm{I}_{\mathrm{cc}}=3.4 \mathrm{~mA}$



Frequency Response
$\mathrm{I}_{\mathrm{cc}}=3.4 \mathrm{~mA}$


Frequency Response
$\mathrm{I}_{\mathrm{cc}}=1 \mathrm{~mA}$


Frequency Response
$\mathrm{I}_{\mathrm{cc}}=1 \mathrm{~mA}$


Frequency Response $\mathrm{I}_{\mathrm{cc}}=1 \mathrm{~mA}$


Typical Performance Characteristics


2nd Distortion vs. Output Amplitude
$I_{c c}=9 \mathrm{~mA}$


20060223
3rd Distortion vs. Output Amplitude
$I_{c c}=9 \mathrm{~mA}$


Frequency Response for Various $\mathrm{C}_{\mathrm{L}}$ $\mathrm{I}_{\mathrm{cc}}=9 \mathrm{~mA}$


20 MHzDIV
20060255

2nd Distortion vs. Output Amplitude
$I_{\mathrm{cc}}=3.4 \mathrm{~mA}$


3rd Distortion vs. Output Amplitude $I_{\mathrm{cc}}=3.4 \mathrm{~mA}$


Frequency Response for Various $\mathrm{C}_{\mathrm{L}}$ $\mathrm{I}_{\mathrm{cc}}=3.4 \mathrm{~mA}$

$20 \mathrm{MHz} / \mathrm{DIV}$

2nd Distortion vs. Output Amplitude
$I_{c c}=1 \mathrm{~mA}$


3rd Distortion vs. Output Amplitude $\mathrm{I}_{\mathrm{cc}}=1 \mathrm{~mA}$


Frequency Response for Various $\mathrm{C}_{\mathrm{L}}$ $I_{c c}=1 \mathrm{~mA}$


Typical Performance Characteristics
(Continued)


Large Signal Step Response $\mathrm{I}_{\mathrm{cc}}=9 \mathrm{~mA}$


20060245


Small Signal Step Response
$I_{\mathrm{cc}}=3.4 \mathrm{~mA}$


Large Signal Step Response
$I_{c c}=3.4 \mathrm{~mA}$


20060244
Output Glitch
$\mathrm{I}_{\mathrm{cc}}=3.4 \mathrm{~mA}$


Small Signal Step Response $\mathrm{I}_{\mathrm{cc}}=1 \mathrm{~mA}$


Large Signal Step Response
$I_{c c}=1 \mathrm{~mA}$


Output Glitch
$I_{c c}=1 \mathrm{~mA}$


Typical Performance Characteristics (Continued)

$\mathrm{I}_{\mathrm{cc}}$ vs. $\mathrm{R}_{\mathrm{p}}$


20060235
Slew Rate vs. $\mathrm{I}_{\mathrm{cc}}$


Turn-On/Off Characteristics
$\mathrm{I}_{\mathrm{cc}}=3.4 \mathrm{~mA}$


20060251
$I_{p}$ vs. $I_{c c}$


20060240
BW vs. I cc


Turn-On/Off Characteristics
$I_{c c}=1 \mathrm{~mA}$


20060252
Max Output Current vs. $I_{\text {cc }}$


20060236
BW vs. I Cc for Various Temperature



## Application Information:



FIGURE 1. Recommended Non-Inverting Gain Circuit


FIGURE 2. Recommended Inverting Gain Circuit

## DESCRIPTION

The LMH6732 is an adjustable supply current, currentfeedback operational amplifier. Supply current and consequently dynamic performance can be easily adjusted by selecting the value of a single external resistor ( $\mathrm{R}_{\mathrm{P}}$ ).
Note: Note: The following discussion uses the SOIC package pin numbers. For the corresponding SOT23-6 package pin numbers, please refer to the Connection Diagram section.

## SELECTING AN OPERATING POINT

The operating point is determined by the supply current which in turn is determined by current $\left(l_{\mathrm{P}}\right)$ flowing out of pin 8. As the supply current is increased, the following effects will be observed:

TABLE 1. Device Parameters Related to Supply Current

| Specification | Effect as I cc Increases |
| :--- | :--- |
| Bandwidth | Increases |
| Rise Time | Decreases |
| Enable/ Disable Speed | Increases |
| Output Drive | Increases |
| Input Bias Current | Increases |
| Input Impedance | Decreases (see Source <br> impedance Discussion) |

Both the Electrical Characteristics pages and the Typical Performance Characteristics section illustrate these effects to help make the supply current vs. performance trade-off. The supply current is adjustable over a continuous range of more than 10 to 1 with a single resistor, $\mathrm{R}_{\mathrm{P}}$, allowing for easy trade-off between power consumption and speed. Performance is specified and tested at $\mathrm{I}_{\mathrm{CC}}=1 \mathrm{~mA}, 3.4 \mathrm{~mA}$, and 9 mA . (Note: Some test conditions and especially the load resistances are different for the three supply current settlings.) The performance plots show typical performance for all three supply currents levels.
When making the supply current vs. performance trade-off, it is first a good idea to see if one of the standard operating points ( $\mathrm{I}_{\mathrm{Cc}}=1 \mathrm{~mA}, 3.4 \mathrm{~mA}$, or 9 mA ) fits the application. If it does, performance guaranteed on the specification pages will apply directly to your application. In addition, the value of $R_{P}$ may be obtained directly from the Electrical Characteristics pages.

## BEYOND 1GHz BANDWIDTH

As stated above, the LMH6732 speed can be increased by increasing the supply current. The -3 dB Bandwidth can even reach the unprecedented value of $1.5 \mathrm{GHz}\left(\mathrm{A}_{\mathrm{V}}=+2\right.$, $\mathrm{V}_{\text {OUT }}=0.25 \mathrm{~V}_{\text {PP }}$ ). Of course, this comes at the expense of power consumption (i.e. supply current). The relationship between -3 dB BW and supply current is shown in the Typical Performance Characteristics section. The supply current would nominally have to be set to around 10 mA to achieve this speed. The absolute maximum supply current setting for the LMH6732 is 14 mA . Beyond this value, the operation may become unpredictable.
The following discussion will assist in selecting $\mathrm{I}_{\mathrm{cc}}$ for applications that cannot operate at one of the specified supply current settlings.
Use the typical performance plots for critical specifications to select the best $\mathrm{I}_{\mathrm{Cc}}$. For parameters containing Min/Max ratings in the data sheet tables, interpolate between the values of $\mathrm{I}_{\mathrm{CC}}$ in the plots \& specification tables to estimate the $\mathrm{max} / \mathrm{min}$ values in the application.
The simplified schematic for the supply current setting path $\left(I_{P}\right)$ is shown below in Figure 3.

## Application Information: (Continued)



## FIGURE 3. Supply Current Control's Simplified Schematic

The terminal marked " $R_{P}$ " is tied to a potential through a resistor $R_{P}$. The current flowing through $R_{P}\left(I_{P}\right)$ sets the LMH6732's supply current. Throughout the data sheet, the voltages applied to $\mathrm{R}_{\mathrm{P}}$ and $\mathrm{V}^{-}$are both considered to be -5 V . However, the two potentials do not necessarily have to be the same. This is beneficial in applications where nonstandard supply voltages are used or when there is a need to power down the op amp via digital logic control.
The relationship between $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{P}}$ is given by:
$\mathrm{I}_{\mathrm{P}}=\mathrm{I}_{\mathrm{CC}} / 57$ (approximate ratio at $\mathrm{I}_{\mathrm{CC}}=3.4 \mathrm{~mA}$; consult " $\mathrm{I}_{\mathrm{CC}}$ vs. $\mathrm{I}_{\mathrm{P}}$ " plot for relationship at any $\mathrm{I}_{\mathrm{CC}}$ ).
Knowing $I_{P}$ leads to a direct calculation of $R_{P}$.
$R_{P}+5 k \Omega=\left[\left(V^{+}-1.6\right)-V^{-}\right] / I_{P}$
$R_{P}+5 k \Omega==8.4 / I_{P}$ (for $\mathrm{V}^{+}=5 V$ and $\mathrm{V}^{-}=-5 \mathrm{~V}$ ).
First, an operating point needs to be determined from the plots \& specifications as discussed above. From this, $I_{P}$ is obtained. Knowing $I_{P}$ and the potential $R_{P}$ is tied to, $R_{P}$ can be calculated.

## EXAMPLE

An application requires that $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ and performance in the 1 mA operating point range. The required $\mathrm{I}_{\mathrm{P}}$ can therefore be determined as follows:
$\mathrm{I}_{\mathrm{P}}=21 \mu \mathrm{~A}$
$R_{P}$ is connected from pin 8 to $\mathrm{V}^{-}$. Calculate $\mathrm{R}_{\mathrm{P}}$ under these conditions:
$R_{P}+5 k \Omega=\left[\left(V^{+}-1.6\right)-V^{-}\right] / I_{P}$
$R_{P}+5 k \Omega=[(3 \mathrm{~V}-1.6 \mathrm{~V})-(-3 \mathrm{~V})] / 21 \mu \mathrm{~A}$
$R_{P}=205 k \Omega$
The LMH6732 will have performance similar to $R_{P}=412 \mathrm{k} \Omega$ shown on the datasheet, but with $40 \%$ less power dissipation due to the reduced supply voltages. The op amp will also have a more restricted common-mode range and output swing.

## DYNAMIC SHUTDOWN CAPABILITY

The LMH6732 may be powered on and off very quickly by controlling the voltage applied to $R_{p}$. If $R_{P}$ is connected between pin 8 and the output of a CMOS gate powered from $\pm 5 \mathrm{~V}$ supplies, the gate can be used to turn the amplifier on and off. This is shown in Figure 4 below:


## FIGURE 4. Dynamic Control of Power Consumption Using CMOS Logic

When the gate output is switched from high to low, the LMH6732 will turn on. In the off state, the supply current typically reduces to $1 \mu \mathrm{~A}$ or less. The LMH6732's "off state" supply current is reduced significantly compared to the CLC505. This extremely low supply current in the "off state" is quite advantageous since it allows for significant power saving and minimizes feed-through. To improve switching time, a speed up capacitor from the gate output to pin 8 is recommended. The value of this capacitor will depend on the $R_{P}$ value used and is best established experimentally. Turn-on and turn-off times of $<20 \mathrm{~ns}$ ( $\mathrm{l}_{\mathrm{CC}}=9 \mathrm{~mA}$ ) are achievable with ordinary CMOS gates.

## EXAMPLE

An open collector logic device is used to dynamically control the power dissipation of the circuit. Here, the desired connection for $R_{P}$ is from pin 8 to the open collector logic device.

PIN NUMBERS SHOWN FOR SOIC PACKAGE


FIGURE 5. Controlling Power On State with TTL Logic (Open Collector Output)

When the logic gate goes low, the LMH6732 is turned on. The LMH6732 $\mathrm{V}^{+}$connection would be to +5 V supply.
Performance desired is that given for $\mathrm{I}_{\mathrm{CC}}=3.4 \mathrm{~mA}$ under standard conditions. From the $I_{C C} v s . I_{P}$ plot, $I_{P}=61 \mu A$. Then calculating $\mathrm{R}_{\mathrm{p}}$ :
$\mathrm{R}_{\mathrm{P}}+5 \mathrm{k} \Omega=[(5 \mathrm{~V}-1.6 \mathrm{~V})-0] / 61 \mu \mathrm{~A}$
$R_{\mathrm{P}}=51 \mathrm{k} \Omega$

## Application Information: (Continued)

"POPLESS OUTPUT" \& OFF CONDITION OUTPUT STATE

The LMH6732 has been especially designed to have minimum glitches during turn-on and turn-off. This is advantageous in situations where the LMH6732 output is fed to another stage which could experience false auto-ranging, or even worse reset operation, due to these transient glitches. Example of this application would be an AGC circuit or an ADC with multiple ranges set to accommodate the largest input amplitude. For the LMH6732, these sorts of transients are typically less than 50 mV in amplitude (see Electrical Characteristics Tables for Typical values). Applications designed to utilize the CLC505's low output glitch would benefit from using the LMH6732 instead since the LMH6732's output glitch is improved to be even lower than the CLC505's. In the "Off State", the output stage is turned off and is in effect put into a high-Z state. In this sate, output can be forced by other active devices. No significant current will flow through the device output pin in this mode of operation.

## MUX APPLICATION

Since The LMH6732's output is essentially open in the "off" state, it is a good candidate for a fast 2:1 MUX. Figure 6 shows one such application along with the output waveform in Figure 7 displaying the switching between a continuous triangle wave and a single cycle sine wave (signals trigger locked to each other for stable scope photo). Switching speed of the MUX will be less than 50 ns and is governed by the "Ton" and "Toff" times for U1 and U2 at the supply current set by $R_{P 1}$ and $R_{P 2}$. Note that the "Control" input is a 5 V CMOS logic level.


20060263


FIGURE 7. MUX "V ${ }_{\text {OUT }}$ " and "Control" Waveform

## DIFFERENTIAL GAIN AND PHASE

Differential gain and phase are measurements useful primarily in composite video channels. They are measured by monitoring the gain and phase changes of a high frequency carrier ( 3.58 MHz for NTSC and 4.43 MHz for PAL systems) as the output of the amplifier is swept over a range of DC voltages. Specifications for the LMH6732 include differential gain and phase. Test signals used are based on a $1 \mathrm{~V}_{\text {PP }}$ video level. Test conditions used are the following:
DC sweep range: 0 to 100 IRE units (black to white)
Carrier: 4.43 MHz at 40 IRE units peak to peak
$A_{V}=+2, R_{L}=75 \Omega+75 \Omega$

## SOURCE IMPEDANCE

For best results, source impedance in the non-inverting circuit configuration (see Figure 1) should be kept below $5 \mathrm{k} \Omega$.
Above $5 \mathrm{k} \Omega$ it is possible for oscillation to occur, depending on other circuit board parasitics. For high signal source impedances, a resistor with a value of less than $5 \mathrm{k} \Omega$ may be used to terminate the non-inverting input to ground.

## FEEDBACK RESISTOR

In current-feedback op amps, the value of the feedback resistor plays a major role in determining amplifier dynamics. It is important to select the correct value. The LMH6732 provides optimum performance with feedback resistors as shown in Table 2 below. Selection of an incorrect value can lead to severe rolloff in frequency response, (if the resistor value is too large) or , peaking or oscillation (if the value is too low).

FIGURE 6. 50 ns 2:1 MUX Schematic

## Application Information: <br> (Continued)

TABLE 2. Feedback Resistor Selection for Various Gain Settings and $\mathrm{I}_{\mathrm{cc}}$ 's

| Gain (V/V) | $\mathbf{I}_{\mathbf{C c}}$ (mA) |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{9}$ | 3.4 | $\mathbf{1}$ |  |
| $\mathrm{~A}_{\mathrm{V}}=+1$ | 700 | 1 k | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=+2$ | 700 | 1 k | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=-1$ | 500 | 750 | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=-2$ | 400 | 450 | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=+6$ | 500 | 500 | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=-6$ | 200 | 200 | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=+21$ | 1 k | 1 k | 1 k | $\Omega$ |
| $\mathrm{A}_{\mathrm{V}}=-20$ | 500 | 500 | 1 k | $\Omega$ |

For $\mathrm{I}_{\mathrm{Cc}}>9 \mathrm{~mA}$ at any closed loop gain setting, a good starting point for $\mathrm{R}_{\mathrm{F}}$ would be the 9 mA value stated in Table 2 above. This value could then be readjusted, if necessary, to achieve the desired response.

## PRINTED CIRCUIT LAYOUT \& EVALUATION BOARDS

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to
ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

| Device | Package | Evaluation Board <br> Part Number |
| :--- | :--- | :--- |
| LMH6732MF | SOT23-6 | CLC730216 |
| LMH6732MA | SOIC | CLC730227 |

These evaluation boards are shipped when a device sample request is placed with National Semiconductor. The supply current adjustment resistor, $\mathrm{R}_{\mathrm{P}}$, in both evaluation boards should be tied to the appropriate potential to get the desired supply current. To do so, leave R2 (CLC730216) [ R5 (CLC730227) ] uninstalled. Jumper "Dis" connector to $\mathrm{V}^{-}$. Install R1 (CLC730216) [ R4 (CLC730227) ] to set the supply current.

Physical Dimensions inches (millimeters)
unless otherwise noted


8-Pin SOIC
NS Package Number M08A


CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
6-Pin SOT23
NS Package Number MF06A

## Notes

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.


National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

