

### Features

- This Circuit Is Processed in Accordance to MIL-STD-883 and Is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Single Chip Narrow Band Filter with up to 96dB Attenuation
- DC to 25.6MHz Clock Rate
- 16-Bit 2's Complement Input
- 20-Bit Coefficients in FIR
- 24-Bit Extended Precision Output
- Programmable Decimation up to a Maximum of 16,384
- Standard 16-Bit Microprocessor Interface
- Filter Design Software Available DECI•MATE™

### Applications

- Very Narrow Band Filters
- Zoom Spectral Analysis
- Channelized Receivers

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HSP43220GM-15/883	-55°C to +125°C	84 Lead PGA
HSP43220GM-25/883	-55°C to +125°C	84 Lead PGA


### Description

The HSP43220/883 Decimating Digital Filter is a linear phase low pass decimation filter which is optimized for and filtering narrow band signals in a broad spectrum of a signal processing applications. The HSP43220/883 offers a single chip solution to signal processing application which have historically required several boards of IC's. This reduction in component count results in faster development times as well as reduction of hardware costs.

The HSP43220/883 is implemented as a two stage filter structure. As seen in the block diagram, the first stage is a high order decimation filter (HDF) which utilizes an efficient decimation (sample rate reduction) technique to obtain decimation up to 1024 through a coarse low-pass filtering process. The HDF provides up to 96dB aliasing rejection in the signal pass band. The second stage consists of a finite impulse response (FIR) decimation filter structured as a transversal FIR filter with up to 512 symmetric taps which can implement filters with sharp transition regions. The FIR can perform further decimation by up to 16 if required while preserving the 96dB aliasing attenuation obtained by the HDF. The combined total decimation capability is 16,384.

The HSP43220/883 accepts 16-bit parallel data in 2's complement format at sampling rates up to 30MSPS. It provides a 16-bit microprocessor compatible interface to simplify the task of programming and three-state outputs to allow the connection of several IC's to a common bus. The HSP43220/883 also provides the capability to bypass either the HDF or the FIR for additional flexibility.

### Block Diagram



DECI•MATE™ is a registered trademark of Harris Corporation.  
IBM PC™, XT™, AT™, PS/2™ are registered trademarks of International Business Machines, Inc.

## Specifications HSP43220/883

### Absolute Maximum Ratings

Supply Voltage .....	+8.0V
Input, Output Voltage Applied .....	GND-0.5V to $V_{CC}+0.5V$
Storage Temperature Range .....	-65°C to +150°C
Junction Temperature .....	+175°C
Lead Temperature (Soldering, Ten Seconds) .....	+300°C
ESD Classification .....	Class 1

### Reliability Information

Thermal Resistance	$\theta_{ja}$	$\theta_{jc}$
Ceramic PGA Package .....	32.9°C/W	7.2°C/W
Maximum Package Power Dissipation at +125°C		
Ceramic PGA Package .....	1.52 Watt	
Gate Count .....	48,250 Gates	

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Operating Conditions

Operating Voltage Range .....	+4.5V to +5.5V
Operating Temperature Range .....	-55°C to +125°C

**TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS**

Devices Guaranteed and 100% Tested

PARAMETER	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Logical One Input Voltage	$V_{IH}$	$V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2.2	-	V
Logical Zero Input Voltage	$V_{IL}$	$V_{CC} = 4.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.8	V
Output HIGH Voltage	$V_{OH}$	$I_{OH} = -400\mu A$ $V_{CC} = 4.5V$ (Note 1)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2.6	-	V
Output LOW Voltage	$V_{OL}$	$I_{OL} = +2.0mA$ $V_{CC} = 4.5V$ (Note 1)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.4	V
Input Leakage Current	$I_I$	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-10	+10	$\mu A$
Output Leakage Current	$I_O$	$V_{OUT} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-10	+10	$\mu A$
Clock Input High	$V_{IHC}$	$V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	3.0	-	V
Clock Input Low	$V_{ILC}$	$V_{CC} = 4.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.8	V
Standby Power Supply Current	$I_{CCSB}$	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5V$ , Outputs Open	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	500	$\mu A$
Operating Power Supply Current	$I_{CCOP}$	$f = 15.0MHz$ $V_{CC} = 5.5V$ (Note 2)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	120.0	mA
Functional Test	FT	(Note 3)	7, 8	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	-	

**NOTES:**

1. Interchanging of force and sense conditions is permitted.
2. Operating Supply Current is proportional to frequency, typical rating is 8mA/MHz.
3. Tested as follows:  $f = 1MHz$ ,  $V_{IH} = 2.6$ ,  $V_{IL} = 0.4$ ,  $V_{OH} \geq 1.5V$ ,  $V_{OL} \leq 1.5V$ ,  $V_{IHC} = 3.4V$ , and  $V_{ILC} = 0.4V$ .

**Specifications HSP43220/883**

**TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS**

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTE 1) CONDI-TIONS	GROUP A SUB-GROUPS	TEMPERATURE	LIMITS				UNITS
					-15 (15MHz)		-25 (25.6MHz)		
					MIN	MAX	MIN	MAX	
Input Clock Period	T <sub>CK</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	66	-	39	-	ns
FIR Clock Period	T <sub>FIR</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	66	-	39	-	ns
Clock Pulse Width Low	T <sub>SPWL</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	26	-	16	-	ns
Clock Pulse Width High	T <sub>SPWH</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	26	-	16	-	ns
Clock Skew Between FIR__CK and CK__IN	T <sub>SK</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	0	T <sub>FIR</sub> - 25	0	T <sub>FIR</sub> - 19	ns
RESET# Pulse Width Low	T <sub>RSPW</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	4T <sub>CK</sub>	-	4T <sub>CK</sub>	-	ns
Recovery Time On RESET#	T <sub>RTRS</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	8T <sub>CK</sub>	-	8T <sub>CK</sub>	-	ns
ASTARTIN# Pulse Width Low	T <sub>AST</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	T <sub>CK</sub> + 10	-	T <sub>CK</sub> + 10	-	ns
STARTOUT# Delay From CK__IN	T <sub>STOD</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	35	-	20	ns
STARTIN# Setup To CK__IN	T <sub>STIC</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	25	-	15	-	ns
Setup Time on DATA__IN	T <sub>SET</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	20	-	16	-	ns
Hold Time on All Inputs	T <sub>HOLD</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	0	-	0	-	ns
Write Pulse Width Low	T <sub>WL</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	26	-	15	-	ns
Write Pulse Width High	T <sub>WH</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	26	-	20	-	ns
Setup Time on Address Bus Before the Rising Edge of Write	T <sub>STADD</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	28	-	24	-	ns
Setup Time on Chip Select Before the Rising Edge of Write	T <sub>STCS</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	28	-	24	-	ns
Setup Time on Control Bus Before the Rising Edge of Write	T <sub>STCB</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	28	-	24	-	ns
DATA__RDY Pulse Width Low	T <sub>DRPWL</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	2T <sub>FIR</sub> - 20	-	2T <sub>FIR</sub> - 10	-	ns
DATA__OUT Delay Relative to FIR__CK	T <sub>FIRDV</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	50	-	35	ns
DATA__RDY Valid Delay Relative to FIR__CK	T <sub>FIRDR</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	35	-	25	ns
DATA__OUT Delay Relative to OUT__SELH	T <sub>OUT</sub>		9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	30	-	25	ns
Output Enable to Data Out Valid	T <sub>OEV</sub>	Note 2	9, 10, 11	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	20	-	20	ns

**NOTES:**

1. A.C. Testing: VCC = 4.5V and 5.5V. Inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0". Input and output timing measurements are made at 1.5V for both a Logic "1" and "0". CLK is driven at 4.0V and 0V and measured at 2.0V.

2. Transition is measured at ±200mV from steady state voltage with loading as specified by test load circuit and C<sub>L</sub> = 40pF.

**3**

**1D FILTERS**

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	LIMITS				UNITS
					-15 (15MHz)		-25 (25.6MHz)		
					MIN	MAX	MIN	MAX	
CK_IN Pulse Width Low	T <sub>CH1L</sub>		1, 3	-55°C ≤ T <sub>A</sub> ≤ +125°C	29	-	19	-	ns
CK_IN Pulse Width High	T <sub>CH1H</sub>		1, 3	-55°C ≤ T <sub>A</sub> ≤ +125°C	29	-	19	-	ns
CK_IN Setup to FIR_CK	T <sub>CIS</sub>		1, 3	-55°C ≤ T <sub>A</sub> ≤ +125°C	27	-	17	-	ns
CK_IN Hold from FIR_CK	T <sub>CIH</sub>		1, 3	-55°C ≤ T <sub>A</sub> ≤ +125°C	2	-	2	-	ns
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> = Open, f = 1 MHz, All measurements are referenced to device GND.	1	T <sub>A</sub> = +25°C	-	12	-	12	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>CC</sub> = Open, f = 1 MHz, All measurements are referenced to device GND.	1	T <sub>A</sub> = +25°C	-	10	-	10	pF
Output Disable Delay	T <sub>OEZ</sub>		1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	20	-	20	ns
Output Rise Time	T <sub>OR</sub>		1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	8	-	8	ns
Output Fall Time	T <sub>OF</sub>		1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	8	-	8	ns


## NOTES:

- Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.
- Loading is as specified in the test load circuit with C<sub>L</sub> = 40pF.
- Applies only when H\_\_BYP = 1 or H\_\_DRATE = 0.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	-
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

**Burn-In Circuit**



PIN LEAD	PIN NAME	BURN-IN SIGNAL
A1	GND	GND
A2	DATA_IN 1	F2
A3	DATA_IN 2	F3
A4	DATA_IN 4	F5
A5	DATA_IN 7	F8
A6	DATA_IN 8	F1
A7	DATA_IN 11	F4
A8	DATA_IN 14	F7
A9	VCC	VCC
A10	GND	GND
A11	GND	GND
B1	STARTIN#	F15
B2	STARTOUT#	VCC/2
B3	DATA_IN 0	F1
B4	DATA_IN 3	F4
B5	DATA_IN 6	F7
B6	DATA_IN 13	F6
B7	DATA_IN 12	F5
B8	DATA_IN 15	F8
B9	CK_IN	F0
B10	VCC	VCC
B11	DATA_OUT 1	VCC/2

PIN LEAD	PIN NAME	BURN-IN SIGNAL
C1	ASTARTIN#	F15
C2	VCC	VCC
C5	DATA_IN 5	F6
C6	DATA_IN 9	F2
C7	DATA_IN 10	F3
C10	DATA_OUT 0	VCC/2
C11	DATA_OUT 2	VCC/2
D1	A1	F14
D2	RESET#	F16
D10	DATA_OUT 3	VCC/2
D11	DATA_OUT 4	VCC/2
E1	CS#	F11
E2	WR#	F11
E3	A0	F13
E9	DATA_OUT 5	VCC/2
E10	DATA_OUT 6	VCC/2
E11	DATA_OUT 7	VCC/2
F1	C_BUS 10	F3
F2	C_BUS 15	F8
F3	C_BUS 14	F7
F9	DATA_OUT 9	VCC/2
F10	VCC	VCC

PIN LEAD	PIN NAME	BURN-IN SIGNAL
F11	DATA_OUT 3	VCC/2
G1	C_BUS 12	F5
G2	C_BUS 11	F4
G3	C_BUS 13	F6
G9	DATA_OUT 10	VCC/2
G10	GND	GND
G11	DATA_OUT 11	VCC/2
H1	C_BUS 9	F2
H2	VCC	VCC
H10	DATA_OUT 13	VCC/2
H11	DATA_OUT 12	VCC/2
J1	GND	GND
J2	C_BUS 7	F8
J5	OUT_SELH	F10
J6	GND	GND
J8	FIR_CK	F0
J10	DATA_OUT 16	VCC/2
J11	DATA_OUT 14	VCC/2
K1	C_BUS 8	F1
K2	C_BUS 5	F6
K3	C_BUS 4	F5
K4	C_BUS 1	F2

**NOTES:**

1. VCC/2 (2.7V ±10%) used for outputs only.
2. 47KΩ (±20%) resistor connected to all pins except VCC and GND.
3. VCC = 5.5 ±0.5V.
4. 0.1µF (min) capacitor between VCC and GND per position.
5. F0 = 100kHz ±10%, F1 = F0/2, F2 = F1/2 ..... F16 = F15/2, 40% - 60% Duty Cycle.
6. Input voltage limits: VIL = 0.8 max, VIH = 4.5V ±10%.

**Burn-In Circuit (Continued)**

PIN LEAD	PIN NAME	BURN-IN SIGNAL
K5	OUT_ENP#	F9
K6	VCC	VCC
K7	GND	GND
K8	DATA_OUT 22	VCC/2
K9	DATA_OUT 19	VCC/2
K10	DATA_OUT 17	VCC/2

PIN LEAD	PIN NAME	BURN-IN SIGNAL
K11	DATA_OUT 15	VCC/2
L1	C_BUS 6	F7
L2	C_BUS 3	F4
L3	C_BUS 2	F3
L4	C_BUS 0	F1
L5	OUT_ENX#	F9

PIN LEAD	PIN NAME	BURN-IN SIGNAL
L6	DATA_RDY#	VCC/2
L7	VCC	VCC
L8	DATA_OUT 23	VCC/2
L9	DATA_OUT 21	VCC/2
L10	DATA_OUT 20	VCC/2
L11	DATA_OUT 18	VCC/2

NOTES:

1. VCC/2 (2.7V ±10%) used for outputs only.
2. 47KΩ (±20%) resistor connected to all pins except VCC and GND.
3. VCC = 5.5 ±0.5V.
4. 0.1μF (min) capacitor between VCC and GND per position.
5. F0 = 100kHz ±10%, F1 = F0/2, F2 = F1/2 ..... F16 = F15/2, 40% - 60% Duty Cycle.
6. Input voltage limits: V<sub>L</sub> = 0.8 max, V<sub>H</sub> = 4.5V ±10%.

**Metal Topology**

**DIE DIMENSIONS:**  
348 x 349.2 x 19±1 mils


**WORST CASE CURRENT DENSITY:**  
1.18 x 10<sup>5</sup>A/cm<sup>2</sup>

**METALLIZATION:**  
Type: Si - Al or Si - Al - Cu  
Thickness: 8kÅ

**GLASSIVATION:**  
Type: Nitrox  
Thickness: 10kÅ

**Metallization Mask Layout**

HSP43220/883



3

1D FILTERS