- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

| DEVICE | OUTPUT | LOGIC |
| :--- | :---: | :---: |
| SN54ALS646, SN74ALS646A, 'AS646 | 3 state | True |
| SN54ALS648, SN74ALS648A, SN74AS648 | 3 state | Inverting |

## description

These devices consist of bus-transceiver circuits with 3 -state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Output-enable ( $\overline{\mathrm{OE}}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the highimpedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode)

SN54ALS646, SN54ALS648, SN54AS646 . . JT PACKAGE SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 . . DW OR NT PACKAGE
(TOP VIEW)

| CLKAB 1 | $\cup_{24}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| SAB 2 | 23 | ] CLKBA |
| DIR [3 | 22 | SBA |
| A1 4 | 21 | ] $\overline{O E}$ |
| A2 5 | 20 | B1 |
| A3 6 | 19 | B2 |
| A4 7 | 18 | B3 |
| A5 8 | 17 | B4 |
| A6 9 | 16 | B5 |
| A7 10 | 15 | B6 |
| A8 11 | 14 | B7 |
| GND 12 | 13 | B8 |

SN54ALS646, SN54ALS648, SN54AS646 . . . FK PACKAGE (TOP VIEW)


NC - No internal connection data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 version of the SN74ALS646A is identical to the standard version, except that the recommended maximum $\mathrm{I}_{\mathrm{OL}}$ in the -1 version is increased to 48 mA . There are no -1 versions of the SN54ALS646, SN54ALS648, or SN74ALS648A.

The SN54ALS646, SN54ALS648, and SN54AS646 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS646A, SN74ALS648A, SN74AS646, and SN74AS648 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


Figure 1. Bus-Management Functions
Pin numbers shown are for the DW, JT, and NT packages.

## Function Tables

SN54ALS646, SN54AS646, SN74ALS646A, SN74AS646

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| X | X | $\uparrow$ | X | X | X | Input | Unspecified $\dagger$ | Store A, B unspecified $\dagger$ |
| X | X | X | $\uparrow$ | X | X | Unspecified $\dagger$ | Input | Store B, A unspecified $\dagger$ |
| H | X | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input disabled | Input disabled | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| L | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored $A$ data to $B$ bus |

$\dagger$ The data output functions can be enabled or disabled by various signals at $\overline{\text { OE }}$ and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

SN54ALS648, SN74ALS648A, SN74AS648

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| X | X | $\uparrow$ | X | X | X | Input | Unspecified $\dagger$ | Store A, B unspecified $\dagger$ |
| X | X | X | $\uparrow$ | X | X | Unspecified $\dagger$ | Input | Store B, A unspecified $\dagger$ |
| H | X | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input disabled | Input disabled | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time $\bar{B}$ data to $A$ bus |
| L | L | X | H or L | X | H | Output | Input | Stored $\overline{\mathrm{B}}$ data to A bus |
| L | H | X | X | L | X | Input | Output | Real-time $\bar{A}$ data to $B$ bus |
| L | H | H or L | X | H | X | Input | Output | Stored $\bar{A}$ data to $B$ bus |

$\dagger$ The data output functions can be enabled or disabled by various signals at $\overline{O E}$ and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

## logic symbols $\dagger$



SN54ALS648,
SN74ALS648A, SN74AS648

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
logic diagrams (positive logic)


SN54ALS648,
SN74ALS648A, SN74AS648


Pin numbers shown are for the DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
| I/O ports |  | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : | SN54ALS646 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS646A | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | SN54ALS646 |  |  | SN74ALS646A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.7 |  |  | 0.8 | V |
| ${ }^{\text {IOH }}$ | High-level output current |  |  | -12 |  |  | -15 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
|  |  |  |  |  |  |  | $48 \ddagger$ |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 0 |  | 35 | 0 |  | 40 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLKBA or CLKAB high or low | 14.5 |  |  | 12.5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$ | 15 |  |  | 10 |  |  | ns |
| $\mathrm{th}^{\text {r }}$ | Hold time, A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$ | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

[^0]
# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Applies only to the -1 version and only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25
§ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
I The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAXt } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS646 |  | SN74ALS646A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 35 |  | 40 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 10 | 35 | 7 | 30 | ns |
| tPHL |  |  | 5 | 20 | 5 | 17 |  |
| tPLH | A or B | B or A | 5 | 22 | 3 | 20 | ns |
| tPHL |  |  | 3 | 15 | 3 | 12 |  |
| tPLH | SBA or SAB $\ddagger$ (stored data low) | A or B | 10 | 40 | 7 | 35 | ns |
| tPHL |  |  | 5 | 23 | 5 | 20 |  |
| tPLH | SBA or SAB $\ddagger$ (stored data high) | A or B | 8 | 30 | 6 | 25 | ns |
| tPHL |  |  | 5 | 24 | 5 | 20 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A or B | 3 | 20 | 2 | 17 | ns |
| tPZL |  |  | 5 | 22 | 4 | 20 |  |
| tPHZ | $\overline{O E}$ | $A$ or B | 1 | 12 | 1 | 10 | ns |
| tPLZ |  |  | 1 | 20 | 2 | 16 |  |
| tPZH | DIR | A or B | 5 | 38 | 3 | 30 | ns |
| tpZL |  |  | 5 | 30 | 4 | 25 |  |
| tPHZ | DIR | A or B | 1 | 12 | 1 | 10 | ns |
| tpLZ |  |  | 2 | 21 | 2 | 16 |  |

[^1]$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# SN54ALS646, SN54ALS648, SN54AS646 <br> SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

|  |  |
| :---: | :---: |
| Input voltage, $\mathrm{V}_{1}$ : Control inputs | 7 V |
| I/O ports | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}:$ SN54ALS648 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74ALS648A | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | SN54ALS648 |  |  | SN74ALS648A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.7 |  |  | 0.8 | V |
| ${ }^{\text {IOH }}$ | High-level output current |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level output current |  |  | 12 |  |  | 24 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 0 |  | 35 | 0 |  | 40 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLKBA or CLKAB high or low | 14.5 |  |  | 12.5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$ | 15 |  |  | 10 |  |  | ns |
| th | Hold time, A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$ | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## SN54ALS646, SN54ALS648, SN54AS646 <br> SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAXt } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS648 |  | SN74ALS648A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 35 |  | 40 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 8 | 39 | 7 | 33 | ns |
| tPHL |  |  | 5 | 23 | 5 | 20 |  |
| tPLH | A or B | B or A | 3 | 20 | 2 | 17 | ns |
| tPHL |  |  | 2 | 12 | 2 | 10 |  |
| tPLH | SBA or SAB $\ddagger$ (stored data low) | A or B | 5 | 44 | 5 | 39 | ns |
| tPHL |  |  | 4 | 26 | 4 | 22 |  |
| tPLH | SBA or SAB $\ddagger$ (stored data high) | A or B | 6 | 30 | 6 | 25 | ns |
| tPHL |  |  | 6 | 25 | 6 | 21 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A or B | 4 | 25 | 2 | 22 | ns |
| tPZL |  |  | 4 | 25 | 4 | 22 |  |
| tPHZ | $\overline{O E}$ | $A$ or B | 1 | 12 | 1 | 10 | ns |
| tPLZ |  |  | 2 | 21 | 2 | 15 |  |
| tPZH | DIR | A or B | 4 | 35 | 2 | 27 | ns |
| tpZL |  |  | 3 | 25 | 3 | 19 |  |
| tPHZ | DIR | A or B | 1 | 17 | 1 | 14 | ns |
| tpLZ |  |  | 2 | 22 | 2 | 15 |  |

$\dagger$ For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage, $\mathrm{V}_{\text {CC }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |
| :---: | :---: |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |
| I/O ports | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : SN54AS646 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74AS646 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions


[^2]
# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS646 |  |  | SN74AS646 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| V OH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{OH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| VOL |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  |  |  | 0.35 | 0.5 |  |  |
| I | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |  |
| ${ }^{\prime} \mathrm{IH}$ | Control inputs | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |  |
| IIL | Control input | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.75 |  |  | -0.75 |  |  |
| $1 \mathrm{O}^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 120 | 195 |  | 120 | 195 | mA |  |
|  |  | Outputs low |  | 130 | 211 |  | 130 | 211 |  |  |
|  |  | Outputs disabled |  | 130 | 211 |  | 130 | 211 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS039F - DECEMBER 1983 - REVISED JANUARY 1995

## switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAXt } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS646 |  | SN74AS646 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{fmax}^{*}$ |  |  | 75 |  | 90 |  | MHz |
| tpLH | CLKBA or CLKAB | A or B | 2 | 9.5 | 2 | 8.5 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPLH | A or B | B or A | 2 | 11.5 | 2 | 9 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |
| tPLH | SBA or SAB $\ddagger$ | A or B | 2 | 13.5 | 2 | 11 | ns |
| tPHL |  |  | 2 | 11 | 2 | 9 |  |
| tPZH | $\overline{O E}$ | A or B | 2 | 11 | 2 | 9 | ns |
| tPZL |  |  | 3 | 15 | 3 | 14 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | A or B | 2 | 11 | 2 | 9 | ns |
| tplZ |  |  | 2 | 11 | 2 | 9 |  |
| tPZH | DIR | A or B | 3 | 21 | 3 | 16 | ns |
| tPZL |  |  | 3 | 24 | 3 | 18 |  |
| tPHZ | DIR | A or B | 2 | 12 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 10 |  |

[^3]
# SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage, $\mathrm{V}_{\mathrm{I}}$ : Control inputs ............................................................................ 7 V
I/O ports .............................................................................. 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : SN74AS648 ..................................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  |  |  | 74AS6 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| ${ }^{\text {IOH }}$ | High-level output current |  |  |  | -15 | mA |
| IOL | Low-level output current |  |  |  | 48 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 90 | MHz |
| $t w$ | Pulse duration | CLKBA or CLKAB high | 5 |  |  | ns |
| tw | Puse duralion | CLKBA or CLKAB Iow | 6 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$ |  | 6 |  |  | ns |
| th | Hold time, A after CLKAB $\uparrow$ or B before CLKBA |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN74AS648 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-15 \mathrm{~mA}$ | 2 |  |  |  |
| V ${ }_{\text {OL }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| リ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
|  | A or B ports |  | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |
| IIH | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports§ |  |  |  |  | 70 |  |
| IIL | Control input | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.5 | mA |
|  | A or B ports§ |  |  | -0.75 |  |  |  |
| 10.1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 110 | 185 | mA |
|  |  | Outputs low |  | 120 | 195 |  |
|  |  | Outputs disabled |  | 120 | 195 |  |

[^4]
## switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAXt } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN74AS648 |  |  |
|  |  |  | MIN | MAX |  |
| ${ }_{\text {f max }}$ |  |  | 90 |  | MHz |
| tpLH | CLKBA or CLKAB | $A$ or B | 2 | 8.5 | ns |
| tPHL |  |  | 2 | 9 |  |
| tPLH | A or B | B or A | 2 | 8 | ns |
| tPHL |  |  | 1 | 7 |  |
| tPLH | SBA or SAB $\ddagger$ | $A$ or B | 2 | 11 | ns |
| tPHL |  |  | 2 | 9 |  |
| tpZH | $\overline{O E}$ | $A$ or B | 2 | 9 | ns |
| tpZL |  |  | 3 | 15 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | $A$ or B | 2 | 9 | ns |
| tpLZ |  |  | 2 | 9 |  |
| tPZH | DIR | $A$ or B | 3 | 16 | ns |
| tPZL |  |  | 3 | 18 |  |
| tphz | DIR | A or B | 2 | 10 | ns |
| tplZ |  |  | 2 | 10 |  |

$\dagger$ For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tpZH | Open |
| tpZL | Closed |
| tPHZ | Open |
| tpLZ | Closed |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

4 Tia Texas Instruments

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-87595013A | LIFEBUY | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline 5962- \\ & \text { 87595013A } \\ & \text { SNJ54AS } \\ & \text { 646FK } \end{aligned}$ |  |
| 5962-8759501KA | LIFEBUY | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8759501KA } \\ & \text { SNJ54AS646W } \end{aligned}$ |  |
| 5962-8759501LA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8759501LA } \\ & \text { SNJ54AS646JT } \end{aligned}$ | Samples |
| 5962-89956013A | LIFEBUY | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline 5962- \\ & \text { 89956013A } \\ & \text { SNJ54ALS } \\ & \text { 646FK } \end{aligned}$ |  |
| 5962-8995601LA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8995601LA } \\ & \text { SNJ54ALS646JT } \end{aligned}$ | Samples |
| 5962-9052301LA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9052301LA } \\ & \text { SNJ54ALS648JT } \end{aligned}$ | Samples |
| SN54AS646JT | LIFEBUY | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54AS646JT |  |
| SN74ALS646A-1DW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS646A-1 | Samples |
| SN74ALS646A-1DWR | OBSOLETE | SOIC | DW | 24 |  | TBD | Call TI | Call TI | 0 to 70 |  |  |
| SN74ALS646A-1DWRE4 | OBSOLETE | SOIC | DW | 24 |  | TBD | Call TI | Call TI | 0 to 70 |  |  |
| SN74ALS646A-1DWRG4 | OBSOLETE | SOIC | DW | 24 |  | TBD | Call TI | Call TI | 0 to 70 |  |  |
| SN74ALS646A-1NT | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | 74ALS646A-1NT |  |
| SN74ALS646A-1NTE4 | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | 74ALS646A-1NT |  |
| SN74ALS646ADW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS646A | Samples |
| SN74ALS646ADWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS646A | Samples |
| SN74ALS646ADWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS646A | Samples |
| SN74ALS646ANT | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74ALS646ANT |  |

## PACKAGE OPTION ADDENDUM

11-Jul-2015

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALS648ADW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS648A | Samples |
| SN74ALS648ANT | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74ALS648ANT |  |
| SN74AS646DW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | AS646 | Samples |
| SN74AS646NT | LIFEBUY | PDIP | NT | 24 | 15 | Pb -Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74AS646NT |  |
| SN74AS646NTE4 | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74AS646NT |  |
| SN74AS648NT | LIFEBUY | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type | 0 to 70 | SN74AS648NT |  |
| SN74AS648NT3 | OBSOLETE | PDIP | NT | 24 |  | TBD | Call TI | Call TI | 0 to 70 |  |  |
| SNJ54ALS646FK | LIFEBUY | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline 5962- \\ & 89956013 A \\ & \text { SNJ54ALS } \\ & 646 F K \end{aligned}$ |  |
| SNJ54ALS646JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8995601LA } \\ & \text { SNJ54ALS646JT } \end{aligned}$ | Samples |
| SNJ54ALS646W | OBSOLETE | CFP | W | 24 |  | TBD | Call TI | Call TI | -55 to 125 |  |  |
| SNJ54ALS648FK | OBSOLETE | LCCC | FK | 24 |  | TBD | Call TI | Call TI | -55 to 125 |  |  |
| SNJ54ALS648JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9052301LA } \\ & \text { SNJ54ALS648JT } \end{aligned}$ | Samples |
| SNJ54ALS648W | OBSOLETE | CFP | W | 24 |  | TBD | Call TI | Call TI | -55 to 125 |  |  |
| SNJ54AS646FK | LIFEBUY | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & \text { 87595013A } \\ & \text { SNJ54AS } \\ & \text { 646FK } \end{aligned}$ |  |
| SNJ54AS646JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8759501LA SNJ54AS646JT | Samples |
| SNJ54AS646W | LIFEBUY | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8759501KA } \\ & \text { SNJ54AS646W } \end{aligned}$ |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb -Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS646, SN54ALS648, SN54AS646, SN74AS646 :

- Catalog: SN74ALS646, SN74ALS648, SN74AS646
- Military: SN54AS646

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALS646ADWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALS646ADWR | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

C The 28 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G24) PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

TI E2E Community
www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    $\ddagger$ Applies only to the -1 version and only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25

[^1]:    † For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

[^2]:    * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

[^3]:    * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.
    $\dagger$ For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
    $\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

[^4]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
    I The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

