### **Freescale Semiconductor** Advance Information

# Fully Integrated Quad Valve **Controller System on Chip**


The SB0410 device is a SMARTMOS valve and motor controller system designed for use in harsh industrial environments.

It has four high-current low-side drivers for use with solenoid valves, and highside gate pre-driver to control a DC motor through an inexpensive external Nchannel MOSFETs. Alongside this, the SB0410 has three analog to digital converters, plus two low-side driver allowing to drive resistive charges. The digital I/O pins can be configured for both 5.0 V and 3.3 V levels for easy connection to any microprocessor. The SB0410 uses standard SPI protocol communication.

The SB0410 is a perfect solution for hydraulic and pneumatic applications.

### Features

- Operating voltage 6.0 V to 36 V
- Four valves control
- Four current regulated valves up to 2.25 A (5.0 kHz)
- · Pump motor pre-driver up to 16 kHz PWM
- 16-bit SPI interface
- Three 10-bit ADC channels
- Two low-side driver for resistive charge ( $R_{DS(on)}$  14.0  $\Omega$ )
- ٠ Die temperature warning
- Supervision



- · Fork lifts
- Filling Pressure 3D Printer
- Oxygen Concentrator
- · Medical test equipment
- · Water control system for irrigation (connected to farm tractor)
- · Food control in animal farm




Figure 1. SB0410 Simplified 5.0 V Application Diagram

\* This document contains certain information on a new product. Specifications and information herein are subject to change without notice

© Freescale Semiconductor, Inc., 2014-2015. All rights reserved.



### MC34SB0410

# **Table of Contents**

| 1 | Orde   | rable Parts                        | 3  |
|---|--------|------------------------------------|----|
| 2 | Interr | nal Block Diagram                  | 4  |
| 3 | Pin C  | Connections                        | 5  |
|   | 3.1    | Pinout Diagram                     | 5  |
|   | 3.2    | Pin Definitions                    | 6  |
| 4 | Gene   | eral Product Characteristics       | 8  |
|   | 4.1    | Maximum Ratings                    | 8  |
|   | 4.2    | Operating Conditions               | 9  |
|   | 4.3    | Supply Currents 1                  | 10 |
|   | 4.4    | Thermal Ratings                    | 10 |
|   | 4.5    | Logical Inputs and Outputs 1       | 11 |
| 5 | Gene   | eral Description                   | 2  |
|   | 5.1    | Block Diagram 1                    | 12 |
|   | 5.2    | Functional Description             | 12 |
|   | 5.3    | Features    1                      | 12 |
| 6 | Func   | tional Block Description           | 4  |
|   | 6.1    | Error Handling                     | 14 |
|   | 6.3    | Pump Motor Pre-driver              | 21 |
|   | 6.4    | Low-side Driver for Resistive load |    |
|   | 6.5    | Analog to Digital Converter (x3ch) | 25 |
|   | 6.6    | Supervision                        |    |
|   | 6.7    | SPI and Data Register              | 31 |
| 7 | Typic  | al Applications                    | 19 |
|   | 7.1    | Application Diagrams               | 19 |
| 8 | Pack   | aging 5                            | 50 |
|   | 8.1    |                                    |    |
| 9 | Revis  | sion History                       | 53 |

# 1 Orderable Parts

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <a href="http://www.freescale.com">http://www.freescale.com</a> and perform a part number search for the following device numbers.

#### Table 1. Orderable Part Variations

| Part Number  | Temperature (T <sub>A</sub> )                | Temperature (T <sub>A</sub> ) Package |     |
|--------------|--|---------------------------------------|-----|
| MC34SB0410AE | -40 °C to 125 °C 7.0 mm x 7.0 mm, 48 LQFP-EP |                                       | (1) |

Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

# 2 Internal Block Diagram




Figure 2. SB0410 Simplified Internal Block Diagram

4

# 3 Pin Connections

# 3.1 Pinout Diagram




Figure 3. SB0410 48-Pin LQFP-EP Pinout Diagram

# 3.2 Pin Definitions

### Table 2. SB0410 Pin Definitions

| Pin<br>Number | Pin Name | Pin Function  | Definition   | DOSV =<br>5.0 V | DOSV =<br>3.3 V | Notes |
|---------------|----------|---|--|-----------------|-----------------|-------|
| 1, 48         | LSD1     | Low-side driver for current regulated or PWMed valves | Open drain output for low-side driver 1  | no              | no              | (2)   |
| 2             | GND_P1   | Supply  | Power ground 1   | no              | no              | (4)   |
| 3             | GND_P2   | Supply  | power ground 2   | no              | no              | (4)   |
| 4, 5          | LSD2     | Low-side driver for current regulated or PWMed valves | Open drain output for low-side driver 2  | no              | no              | (2)   |
| 6             | GND_P3   | Supply  | Power ground 3   | no              | no              | (4)   |
| 7             | GND_P4   | Supply  | Power ground 4   | no              | no              | (4)   |
| 8, 9          | LSD3     | Low-side driver for current regulated or PWMed valves | Open drain output for low-side driver 3  | no              | no              | (2)   |
| 10            | GND_P5   | Supply  | Power ground 5   | no              | no              | (4)   |
| 11            | GND_P6   | Supply  | Power ground 6   | no              | no              | (4)   |
| 12,13         | LSD4     | Low-side driver for current regulated or PWMed valves | Open drain output for low-side driver 4  | no              | no              | (2)   |
| 14            | GND_P7   | Supply  | Power ground 7   | no              | no              | (4)   |
| 15            | LD1      | Low-side driver 1 for general purpose                 | Open drain output for low-side driver 1  | no              | no              |       |
| 16            | LD2      | Low-side driver 2 for general purpose                 | Open drain output for low-side driver 2  | no              | no              |       |
| 17            | VPWR     | Supply  | Supply pin connect to battery through reverse diode                                  | no              | no              |       |
| 18            | GND_P8   | Supply  | Power ground 8   | no              | no              | (4)   |
| 19            | PD_D     | Motor pump driver                                     | Drain feedback pump motor FET. Connect to drain of external pump motor FET           | no              | no              |       |
| 20            | VBOOT    | Motor pump driver                                     | Bootstrap  | no              | no              |       |
| 21            | PD_G     | Motor pump driver                                     | Gate output to control pump motor FET.<br>Connect to gate of external pump motor FET | no              | no              |       |
| 22            | PD_S     | Motor pump driver                                     | Source feedback pump motor FET<br>Connect to source of external pump motor FET       | no              | no              |       |
| 26            | SCLK     | SPI   | SPI interface clock input  | no              | no              |       |
| 27            | SI       | SPI   | SPI interface digital input  | no              | no              |       |
| 28            | CSB      | SPI   | SPI interface chip interface   | no              | no              | 1     |
| 29            | PDI      | Motor pump driver                                     | Pump driver input for MCU control  | no              | no              | 1     |
| 30            | GND_P9   | Supply  | Power Ground 9   | no              | no              | (4)   |
| 31            | VINT_D   | Internal function                                     | 2.5 V internal supply for digital  | no              | no              | (3)   |
| 32            | GND_D    | Supply  | Digital ground   | no              | no              | 1     |
| 33            | DOSV     | Supply  | Digital output voltage supply, DOSV undervoltage reset                               | 5.0 V           | 3.3 V           |       |
| 37            | SO       | SPI   | SPI interface digital output   | DOSV            | / bias          | 1     |
| 38            | GND_P10  | Supply  | Power Ground 10  | no              | no              | (4)   |
| 39            | ADIN1    | ADC   | Analog to digital input 1  | no              | no              | 1     |
| 40            | ADIN2    | ADC   | Analog to digital input 2  | no              | no              | 1     |

#### Table 2. SB0410 Pin Definitions (continued)

| Pin<br>Number             | Pin Name | Pin Function      | Definition   | DOSV =<br>5.0 V | DOSV =<br>3.3 V | Notes |
|---------------------------|----------|-------------------|--|-----------------|-----------------|-------|
| 41                        | ADIN3    | ADC               | Analog to digital input 3                          | no              | no              |       |
| 42                        | VCC5     | Supply            | 5.0 V supply pin                                   | 5V              | 5V              |       |
| 43                        | GND_A    | Supply            | Analog ground                                      | no              | no              |       |
| 44                        | VINT_A   | Internal function | 2.5 V internal supply for analog                   | no              | no              | (3)   |
| 45                        | GND_P11  | Supply            | Power ground 11                                    | no              | no              | (4)   |
| 46                        | RSTB     | Reset             | Reset  | no              | no              |       |
| 47                        | GND_P0   | Supply            | Power ground 0                                     | no              | no              | (4)   |
| 23, 24, 25,<br>34, 35, 36 | NC       | Not connected     | Pin used for production tests and must be grounded | no              | no              |       |
| Exposed pad               | GND_P12  | Supply            | Power ground 12                                    | no              | no              | (4)   |

Notes

2. Pins with the same name must be shorted together

3. 220 nF/10 V capacitor needed

4. All GND\_Px pins must be shorted together at the PCB level.

# 4 General Product Characteristics

# 4.1 Maximum Ratings

### Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol              | Description (Rating)                    | Min.                             | Max.                           | Unit | Notes |
|---------------------|---|----------------------------------|--------------------------------|------|-------|
| Supply              |   | ·                                |                                |      |       |
| V <sub>VPWR</sub>   | Analog Power Supply Voltage             | -0.3                             | 40                             | V    |       |
| V <sub>DOSV</sub>   | Digital Output Supply Voltage           | -0.3                             | 7.0                            | V    |       |
| V <sub>VCC5</sub>   | Digital Power Supply Voltage            | -0.3                             | 7.0                            | V    |       |
| $V_{GND_A}$         | Ground Analog                           | -0.3                             | 0.3                            | V    |       |
| $V_{GND_D}$         | Ground Digital                          | -0.3                             | 0.3                            | V    |       |
| $V_{GND_P}$         | Ground Exposed Pad                      | -0.3                             | 0.3                            | V    |       |
| nternal Functio     | n                                       |                                  | 1 1                            |      |       |
| V <sub>VINT_A</sub> | Internal Regulator Analog Power Supply  | -0.3                             | 3.0                            | V    |       |
| V <sub>VINT_D</sub> | Internal Regulator Digital Power Supply | -0.3                             | 3.0                            | V    |       |
| Charge Pump         |   |                                  | 1 1                            |      |       |
| V <sub>CP</sub>     | Internal Charge Pump                    | -0.3 or<br>V <sub>PWR</sub> -0.3 | V <sub>PWR</sub> +15           | V    |       |
| ligh-side Drive     | r for General Purpose                   | ·                                |                                |      |       |
| V <sub>HS</sub>     | High-side Driver                        | -0.3                             | 40 or V <sub>PWR</sub><br>+0.3 | V    |       |
| ligh-side Drive     | r for Valve's Fail-safe FET             |                                  |                                |      |       |
| $V_{HD_G}$          | Gate of the High-side Pre-driver        | -20                              | 55                             | V    |       |
| $V_{HD_S}$          | Source of the High-side Pre-driver      | -0.3                             | 40                             | V    |       |
| V <sub>HD_D</sub>   | Drain of the High-side Pre-driver       | -0.3                             | 40                             | V    |       |
| Notor Pump Dri      | ver                                     |                                  | 11                             |      |       |
| $V_{PD_G}$          | Gate of the Motor Pump Pre-driver       | -0.3 or<br>PD_S-0.3              | V <sub>BOOT + 0.3</sub>        | V    |       |
| V <sub>PD_S</sub>   | Source of the Motor Pump Pre-driver     | -20                              | 40                             | V    |       |
| V <sub>PD_D</sub>   | Drain of the Motor Pump Pre-driver      | -20                              | 40                             | V    |       |
| V <sub>BOOT</sub>   | Bootstrap Voltage                       | -10                              | V <sub>BOOT</sub> +0.3         | V    |       |
| V <sub>PDI</sub>    | Motor Control Input Voltage             | -0.3                             | 7.0                            | V    |       |
| Reset               |   | •                                |                                |      | 1     |
| V <sub>RSTB</sub>   | Reset Pin                               | -0.3                             | 7.0                            | V    |       |
| A to D Converte     | r                                       | I                                |                                |      |       |
| V <sub>ADINx</sub>  | Input Analog to Digital                 | -0.3                             | 7.0                            | V    |       |

#### Table 3. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol                 | Description (Rating)  | Min.    | Max.            | Unit | Notes |
|------------------------|---|---------|-----------------|------|-------|
| SPI                    |   | ·       |                 |      |       |
| V <sub>SO</sub>        | Serial Peripheral Interface Slave Output                              | -0.3    | DOSV +0.3       | V    |       |
| V <sub>SI</sub>        | Serial Peripheral Interface Slave Input                               | -0.3    | 7.0             | V    |       |
| V <sub>CSB</sub>       | Serial Peripheral Interface Chip Select                               | -0.3    | 7.0             | V    |       |
| V <sub>SCLK</sub>      | Serial Peripheral Interface Clock                                     | -0.3    | 7.0             | V    |       |
| Low-side Driver        | for Valves (LSD1-4)   |         |                 |      |       |
| V <sub>LSDx</sub>      | Low-side Driver for Valves  | _       | active<br>clamp | V    |       |
| Low-side Driver        |   | ·       |                 |      |       |
| V <sub>LSD</sub>       | Low-side Driver   | -100 mA | 40              | V    |       |
| Energy Capabili        | ty  | ·       |                 |      |       |
| E <sub>LSD1-4</sub>    | Energy Capability (EAR) at 125 °C<br>• LSD1—4, with 20 mH load        | _       | 30              | mJ   |       |
| Currents               |   | ·       |                 |      |       |
| I <sub>LSDX(POS)</sub> | Drain Continuous Current; during on state <ul> <li>LSDx</li> </ul>    | _       | 5.0             | А    |       |
| I <sub>LSDX(NEG)</sub> | Maximum Negative Current for 5.0 ms Without Being Destroyed<br>• LSDx | -6.0    | —               | А    |       |
| I <sub>DIG</sub>       | Input Current<br>• SI, CSB, SCLK, RSTB, PDI                           | -20     | 20              | mA   |       |

# 4.2 Operating Conditions

This section describes the operating conditions and the current consumptions. Conditions apply to all the following data, unless otherwise noted.

#### Table 4. Operating Conditions

Voltage parameters are absolute voltages referenced to GND. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol            | Characteristic   | Min. | Тур. | Max. | Unit | Notes |
|-------------------|--|------|------|------|------|-------|
| V <sub>PWR</sub>  | <ul><li>Functional Operating Supply Voltage. Device is fully functional.</li><li>All features are operating</li></ul>  | 6.0  | _    | 36   | V    |       |
| V <sub>CC5</sub>  | <ul><li>Functional Operating Supply Voltage. Device is fully functional.</li><li>All features are operating.</li></ul> | 4.75 | _    | 5.25 | V    |       |
| V <sub>DOSV</sub> | <ul><li>Functional Operating Supply Voltage. Device is fully functional.</li><li>All features are operating.</li></ul> | 3.13 | _    | 5.25 | V    |       |

# 4.3 Supply Currents

This section describes the operating conditions and the current consumptions. Conditions apply to all the following data, unless otherwise noted.

#### Table 5. Supply Currents

Characteristics noted under conditions 6.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  36 V, 4.75 V  $\leq$  V<sub>CC5</sub>  $\leq$  5.25 V, 3.13 V  $\leq$  V<sub>DOSV</sub>  $\leq$  5.25 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic  | Min.   | Тур.   | Max.         | Unit         | Notes   |
|---|--|--|--------------|--------------|---|
| Consumptions  |  | •  |              |              |   |
| Quiescent Current of VPWR Measured at 36 V, $V_{CC5}$ = 0 V     | _  | —  | 30           | μA           |   |
| Current of VPWR in Operating Mode                               | _  | —  | 20           | mA           |   |
| onsumptions   |  | •  | •            |              |   |
| Current of VCC5 Pin in Operating Mode (SPI frequency at 10 MHz) | —  | 10   | —            | mA           |   |
| consumptions  |  |  |              |              |   |
| Current of DOSV Pin in Operating Mode (SPI frequency at 10 MHz) |  | 10   | —            | mA           |   |
|   | Consumptions         Quiescent Current of VPWR Measured at 36 V, V <sub>CC5</sub> = 0 V         Current of VPWR in Operating Mode         onsumptions         Current of VCC5 Pin in Operating Mode (SPI frequency at 10 MHz)         consumptions | Consumptions         Quiescent Current of VPWR Measured at 36 V, V <sub>CC5</sub> = 0 V         Current of VPWR in Operating Mode         onsumptions         Current of VCC5 Pin in Operating Mode (SPI frequency at 10 MHz)         —         consumptions | Consumptions | Consumptions | Consumptions         Quiescent Current of VPWR Measured at 36 V, V <sub>CC5</sub> = 0 V       —       —       30       µA         Current of VPWR in Operating Mode       —       —       20       mA         onsumptions |

# 4.4 Thermal Ratings

#### Table 6. Thermal Data

Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

| Symbol            | Parameter   | Min. | Тур. | Max.   | Unit | Notes |
|-------------------|---|------|------|--------|------|-------|
| TJ                | T <sub>J</sub> Operational Junction Temperature                                 |      | _    | 150    | °C   |       |
| T <sub>STG</sub>  | Storage Temperature   | -65  | -    | 150    | °C   |       |
| R <sub>θJC</sub>  | RθJC, Thermal Resistance, Junction to Case (Package exposed pad) - Steady state | _    | _    | 1.5    | °C/W | (5)   |
| T <sub>PPRT</sub> | Peak Package Reflow Temperature During Reflow                                   | _    |      | Note 6 | °C   | (6)   |

Notes

5. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.

 Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC34xxxD enter 34xxx), and review parametrics.

# 4.5 Logical Inputs and Outputs

### Table 7. Logical Inputs/Outputs

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to 125 °C, unless otherwise specified.

| Symbol            | Description (Rating)                             | Min.       | Max. | Unit | Notes |
|-------------------|--|------------|------|------|-------|
| Logical Inputs    |  | I I        |      |      |       |
| $V_{IH_X}$        | Input High-voltage<br>• RSTB, SI, CSB, SCLK, PDI | _          | 2.0  | V    |       |
| $V_{IL_X}$        | Input Low-voltage<br>• RSTB, SI, CSB, SCLK, PDI  | 0.8        | _    | V    |       |
| ogical Outputs.   | · · · · · · · · · · · · · · · · · · ·            |            |      |      |       |
| V <sub>OH_X</sub> | Input High-voltage, with 1.0 mA<br>• SO          | 0.8 x DOSV | _    | V    |       |
| V <sub>OL_X</sub> | Input Low-voltage, with 1.0 mA<br>• SO           | _          | 0.4  | V    |       |
| VOL_RSTB          | RSTB Low-voltage, with 1.0 mA<br>• RSTB          | _          | 0.4  | V    |       |

# 5 General Description

# 5.1 Block Diagram




Figure 4. SB0410 Functional Block Diagram

# 5.2 Functional Description

The SB0410 device is a valves and DC motor controller, designed for use in harsh industrial environments, requiring few external components.

The SB0410 has four high-current low-side drivers to use with solenoid valves, and one high-side pre-drivers to controlling an external Nchannel MOSFETs to use with a DC motor at high frequency thanks to the integrated bootstrap. In conjunction with this primary functionality, the SB0410 has two low-side drivers to control a resistive load. The digital I/O pins can be used for both 5.0 V and 3.3 V levels for easy connection to any microprocessor. The device includes three Analog to Digital converters. The SB0410 uses standard SPI protocol for communication.

# 5.3 Features

This section presents the detailed features of SB0410.

### Table 8. Device Features Set

| Function                        | Description  |
|---------------------------------|--|
|                                 | <ul> <li>Solenoid driver (300 mΩ max. R<sub>DS(on)</sub> at 125 °C) works either as current regulator or as PWM</li> </ul> |
|                                 | Current regulation deviation: ±2.0%  |
|                                 | Configurable PWM frequency from 3.0 kHz to 5.0 kHz   |
|                                 | 10-bit resolution on the current value targeted (Regulated mode).  |
| Leve side Calensid Driver (v.4) | 8-bit resolution on the duty cycle. (PWM mode)   |
| Low-side Solenoid Driver (x4)   | Open load detection  |
|                                 | V <sub>DS</sub> state monitoring   |
|                                 | Overcurrent shutdown   |
|                                 | Overtemperature shutdown   |
|                                 | Send current regulation error flag   |
|                                 | • Motor pump pre-driver up to 16 kHz. PWM frequency controllable through SPI command or a digital signal (PDI pin).        |
| Pump Pre-driver                 | Overcurrent shutdown between external FET drain and source   |
|                                 | Overtemperature shutdown   |

### Table 8. Device Features Set (continued)

| Function                                     | Description  |
|--|--|
|  | Low-side driver (20 mA max, R <sub>DS(on)</sub> 8.0 Ω)   |
|  | Open load detection                                      |
| Low-side Driver for Resistive<br>Charge (x2) | V <sub>DS</sub> state monitoring                         |
|  | Overcurrent shutdown                                     |
|  | Overtemperature shutdown                                 |
|  | 10-bit ADC   |
| Analog to Digital Converter                  | External ADINx pins (x3)                                 |
| Analog to Digital Converter                  | Internal voltages and temperature information            |
|  | Duty cycle to current converter for low-side (LSDx).     |
|  | VINT_x undervoltage (internal regulator)                 |
|  | VCC5 & DOSV undervoltage (supply voltage from external)  |
|  | External reset fault                                     |
|  | V <sub>PWR</sub> undervoltage and overvoltage detections |
| Supervision                                  | Mismatch MAIN-AUX OSC CLK                                |
|  | Temperature warning                                      |
|  | SPI failure  |
|  | Bootstrap issue  |
|  | GND supervision  |

# 6 Functional Block Description

# 6.1 Error Handling

### Table 9. Error Handling

| Type of Error                                     | Detection condition             | Action Clear SPI flag   |   | Restart condition  |
|---|---------------------------------|---|---|--|
| Pump Motor PWM Driver                             |                                 |   |   |  |
| Overcurrent between external FET Drain and Source | ON                              | PD_G Off+ SPI fault flag (PD_oc)  | Write 1 to PD_clr_flt   | Write 1 to PD_clr_flt and then turn on PDI   |
| Overtemperature                                   | ON                              | PD_G Off+ SPI fault flag (PD_ot)  | Write 1 to PD_clr_flt   | Write 1 to PD_clr_flt and then turn on PDI   |
| LSDx  |                                 |   |   |  |
| Open load   | OFF                             | SPI flag (LSDx_op)  | Read diagnosis  | No   |
| V <sub>DS</sub> state monitoring                  | ON/OFF                          | Read V <sub>DS</sub> state by SPI (vds_LSDx)  | Update with min filter time (T1) rise and fall edge                             | No   |
| Overcurrent                                       | ON                              | OFF fault FET only+ SPI fault flag<br>(LSDx_oc)   | Write 1 to LSD_clr_flt  | Write 1 to LSD_clr_flt and turn on by<br>SPI command (LSDx duty cycle or<br>current set point) |
| Overtemperature                                   | ON                              | OFF fault FET + SPI fault flag<br>(LSDx_ot)   | Write 1 to LSD_clr_flt  | Write 1 to LSD_clr_flt and turn on by<br>SPI command (LSDx duty cycle or<br>current set point) |
| Current regulation error                          | ON                              | SPI flag (LSDx_crer)  | Read diagnosis  | No   |
| LDx   |                                 |   |   | ,  |
| OpenLoad  | OFF                             | SPI flag (LDx_op)   | Read diagnosis  | No   |
| V <sub>DS</sub> state monitoring                  | ON/OFF                          | V <sub>DS</sub> state by SPI (V <sub>DS_LDx</sub> )   | Update with min filter time<br>(T1) rise and fall edge                          | No   |
| Overcurrent                                       | ON                              | OFF fault FET + SPI fault flag<br>(LDx_oc)  | Write 1 to LDx_clr_flt  | Write 1 to LDx_clr_flt and turn on by SPI command (LDx_on)                                     |
| Overtemperature                                   | ON                              | OFF fault FET + SPI fault flag<br>(LDx_ot)  | Write 1 to LDx_clr_flt  | Write 1 to LDx_clr_flt and turn on by SPI command (LDx_on)                                     |
| Supervision                                       |                                 |   |   | ,  |
| VINT_x undervoltage                               | All except<br>Sleep mode        | SPI registers reset & Vint_uv go to<br>High (See <u>Table 19</u> )  | Read Vint_uv bit (See<br>Table 19)  | No   |
| VCC5 & DOSV undervoltage                          | All except<br>Sleep mode        | SPI registers reset except some bit.<br>(See <u>Table 19</u> )  | Wait undervoltage reset filter<br>time T1<br>(see <u>Table 19</u> )             | See <u>Table 19,</u>   |
| External reset fault                              | No internal<br>RSTB<br>pulldown | SPI registers reset except some bit.<br>(See <u>Table 19</u> )  | Read the corresponding<br>message of the SPI register<br>(see <u>Table 19</u> ) | See <u>Table 19,</u>   |
| VPWR undervoltage                                 | RSTB is<br>high state           | All LSDx Off (Clear all LSDx duty cycle registers or current set point) + SPI fault flag (V <sub>PWR_UV</sub> )       | 1. Normal condition<br>2. Read diagnosis (V <sub>PWR_UV</sub> )                 | 1. Normal condition<br>2. Turn on by SPI command (LSDx<br>duty cycle or current set point)     |
| VPWR overvoltage                                  | RSTB is in high state           | All LSDx Off (Clear all LSDx duty<br>cycle registers or current set point) +<br>SPI fault flag (V <sub>PWR_OV</sub> ) | 1. Normal condition<br>2. Read diagnosis (V <sub>PWR_OV</sub> )                 | 1. Normal condition<br>2. Turn on by SPI command (LSDx<br>duty cycle or current set point)     |
| Mismatch SB0410 MAIN-AUX<br>OSC CLK               | RSTB is in<br>high state        | SPI registers goes to initial state low except (see <u>Table 19</u> ,)  | Read RST_clk bit  | No   |
| Temperature warning                               | RSTB is in high state           | SPI flag  | 1. Normal condition<br>2. Read diagnosis  | No   |

#### Table 9. Error Handling (continued)

| Type of Error   | Detection condition      | Action                                | Clear SPI flag | Restart condition |
|---|--------------------------|---------------------------------------|----------------|-------------------|
| Supervision (Continued)                               |                          |                                       |                |                   |
| SPI failure   | RSTB is in<br>high state | SPI flag (Fmsg)                       | Read diagnosis | No                |
| V <sub>PRE</sub> 1x monitoring <sup>(8)</sup>         | RSTB is in high state    | Send by SPI (ADC)                     | No             | No                |
| VINT_x monitoring <sup>(8)</sup>                      | RSTB is in high state    | Send by SPI (ADC)                     | No             | No                |
| V <sub>GS_PD</sub> monitoring                         | RSTB is in<br>high state | Send by SPI (ADC)                     | No             | No                |
| Temperature monitoring <sup>(8)</sup>                 | RSTB is in high state    | Send by SPI (ADC)                     | No             | No                |
| GND_D supervision                                     | RSTB is in high state    | SPI flag only (FGND)                  | No             | No                |
| GND_A supervision; indirect detection by VCC5 or DOSV | RSTB is in<br>high state | SPI flag only (VCC5_UV or<br>DOSV_UV) | No             | No                |

Notes

7. To clear an error flag, SW engineer has to read the register concerned and then write a "1" on the xxx\_clr\_flt flag.

8. SW engineering can monitor internal supply voltage in real time with ADC SPI reading, and can use fail-safe function. If these ADC results are not in a certain range, uC can reset the SB0410 (see ADC section).

## 6.2 Low-side Driver

### 6.2.1 Introduction

The SB0410 is designed to drive in current regulated or in digital mode inductive loads in low-side configuration. All four channels are managed by logic and faults are individually reported through the SPI. The device is self-protected against short-circuit, overtemperature, can detects an open-load and finally allows to monitor in real-time the  $V_{DS}$  state.

When Channels 1 to 4 work as a current regulator, a freewheeling diodes must be connected. Each channel comprises an output transistor, a pre-driver circuit, a diagnostic circuitry, and a current regulator. The SPI registers (10 to 13) defines the current output targeted. This output is controlled through the output PWM of the power stage. The LSD1-4 current slopes are controlled by a SPI command to reduce switching loss.

## 6.2.2 Digital mode

LSD1 to 4 can be used in digital mode (also called "PWM"). This function integrates a current recirculation thanks to the gate-drain clamp circuitry embedded. The output transistor is equipped with an active clamp limiting LSDx voltage to vcl\_lsd. During turn-off, the inductive load forces the increasing output voltage until the active voltage clamps, such as when the power FET turns on again.




Figure 5. PWM Low-side Driver

The duty cycle of PWM low-side drivers is programmed via an 8-bit SPI message. The duty cycle between 0% and 100% can be selected and the LSB of the 8 bits is weighted with an 0.39% duty. Each channel has an 8-bit SPI register of PWM duty cycle.


The PWM low-side driver uses each channel as a digital low-side switch.

PWMx duty cycle = 0xFF - Digital low-side switch ON (conducting)

PWMx duty cycle = 0x00 - Digital low-side switch OFF

### 6.2.3 Interleave Function

The SB0410 provides interleaved phase shift switching to minimize switching noise of the solenoid coil. Each LSDx is shift to 1/4 of the period from the previous one. this interleave function started with the LSD1.





#### Table 10. Low-side Driver Electrical Characteristics

| Characteristic  | Min.   | Тур.  | Max.   | Unit  | Notes  |
|---|--|---|--|---|--|
|   |  |   |  |   |  |
| On Resistance Channel 1 to 4: CR<br>• T <sub>J</sub> = 125 °C; 9.0 V $\leq$ V <sub>PWR</sub> $\leq$ 36 V; I <sub>LOAD</sub> = 2.0 A   | _  | _   | 0.225  | Ω   |  |
| On Resistance Channel 1 to 4: CR (extended mode)<br>• T <sub>J</sub> = 125 °C; 5.5 V $\leq$ V <sub>PWR</sub> $\leq$ 9.0 V; I <sub>LOAD</sub> = 2.0 A  | _  | _   | 0.330  | Ω   |  |
| Drain Leakage Current<br>• LSD = 36 V   | _  | _   | 10   | μA  |  |
| Active Clamp Voltage  | _  | 38  | 45   | V   |  |
|   |  |   |  |   | 1  |
| Rise Time/Fall Time<br>• 10% to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 0<br>(SPI bit)   | 1.0<br>0.1   | 1.7<br>1.35   | 3.0<br>3.0   | μs  |  |
| Rise Time/Fall Time<br>• 10% to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 1<br>(SPI bit)   | 0.05<br>0.1  | 0.5<br>1.0  | 1.0<br>3.0   | μs  |  |
| Turn on/off Delay Time<br>• Digital 1 to 10% or 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V, no capacitor   | 0.0  | _   | 3.0  | μs  | (9)  |
| Output PWM frequency for LSD1-4<br>• LF_PWM xx = 111<br>• LF_PWM xx = 110<br>• LF_PWM xx = 101<br>• LF_PWM xx = 100<br>• LF_PWM xx = 000 (default)<br>• LF_PWM xx = 011<br>• LF_PWM xx = 001<br>• LF_PWM xx = 010 | -20%   | 3.0<br>3.2<br>3.4<br>3.6<br>3.9<br>4.2<br>4.5<br>5.0    | 20%  | kHz   |  |
|   | $\label{eq:result} \begin{array}{l} & \text{On Resistance Channel 1 to 4: CR} \\ & \text{T}_{J} = 125 \ ^{\circ}\text{C}; 9.0 \ \forall \leq V_{PWR} \leq 36 \ \forall; \ I_{LOAD} = 2.0 \ \text{A} \end{array}$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | On Resistance Channel 1 to 4: CR       -       - $\cdot$ T <sub>J</sub> = 125 °C; 9.0 V ≤ V <sub>PWR</sub> ≤ 36 V; I <sub>LOAD</sub> = 2.0 A       -       -         On Resistance Channel 1 to 4: CR (extended mode)       -       - $\cdot$ T <sub>J</sub> = 125 °C; 5.5 V ≤ V <sub>PWR</sub> ≤ 9.0 V; I <sub>LOAD</sub> = 2.0 A       -       -         Drain Leakage Current       -       -       -         LSD = 36 V       -       -       -         Active Clamp Voltage       -       38         Rise Time/Fall Time       -       0.1       1.7         (SPI bit)       10% to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 0       0.1       1.7         Rise Time/Fall Time       -       0.05       0.5       0.1       1.0         Now to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 1       0.05       0.5       0.1       1.0         Turn on/off Delay Time       -       0.0       -       -       -         Output PWM frequency for LSD1-4       .       .       3.0           .       LF_PWM xx = 110       .       .20%       3.6            .       LF_PWM xx = 100       . | On Resistance Channel 1 to 4: CR       -       -       0.225         On Resistance Channel 1 to 4: CR (extended mode)       -       -       0.330 $\cdot$ T <sub>J</sub> = 125 °C; 5.5 V ≤ V <sub>PWR</sub> ≤ 9.0 V; I <sub>LOAD</sub> = 2.0 A       -       -       0.330         Drain Leakage Current       -       -       10         Active Clamp Voltage       -       -       10         Active Clamp Voltage       -       38       45         Rise Time/Fall Time       10% to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 0       1.0       1.7       3.0         (SPI bit)       0.1       1.35       3.0         Rise Time/Fall Time       0.05 to 90%, I <sub>LOAD</sub> = 1.0 A, V <sub>PWR</sub> = 36 V; no capacitor didt = 1       0.05 to 1.0       0.1       1.0         (SPI bit)       1.0       0.1       1.0       3.0       1.0       3.0         Turn on/off Delay Time       0.05 to 1.0       0.1       1.0       3.0       3.0         Output PWM frequency for LSD1-4       1.6       3.0       3.2       3.4       3.4         • LF_PWM xx = 100       -       -20%       3.6       20%       3.9       3.9         • LF_PWM xx = 001       0.1       -20%       3.6       20%       3.9       3.2 </td <td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

VPWR = 6.0 V to 36 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to 125 °C, unless otherwise specified.

Notes

0x00

0x01

... 0xFE

0xFF

9. Digital: internal digital signal delivered by interleave synchronization block. See Figure 6.

PWM Duty Cycle Programming (8-bits)

OFF

0.39

99.61

ON

\_\_\_\_\_

%

\_\_\_\_\_

## 6.2.4 Current Regulation Mode

When the external fly-back diode is connected, the current re-circulation executes via the diode to the battery. When Channels 1 to 4 work as a current regulator, freewheeling diodes must be connected.




Figure 7. PWM Low-side Driver (Current Regulated)

The load current is sensed by an internal low-side sense FET and digitized by an internal A/D converter. The target value of the current is given SPI messages. A digital current regulation circuitry compares the actual load current with the target current value and steers the duty cycle of the low-side power switch. The PI regulator characteristic can be adjusted via the SPI.

### 6.2.4.1 Target Current

Each current regulator channel has its own 10-bit target current register. The LSB of the 10 bits is weighted with 2.2 mA. A zero value disables the power stage of the respective channel. A new target current is instantaneously passed to the settling time, which is the settling of the new current value.

PWMx target current value = 00 0000 0000  $\rightarrow$  0 mA

PWMx target current value = 00 0000 0001  $\rightarrow$  2.2 mA

• • •

PWMx target current value = 11 1111 1110  $\rightarrow$  2.248 A

PWMx target current value = 11 1111 1111  $\rightarrow$  2.250 A

| CR_DIS12/34 | CR_fb | Mode               | LSD1-4 Duty Cycle (8-bit) or Current Read (10-bit)  |
|-------------|-------|--------------------|---|
| 0           | 0     | current regulation | Read current target (to check SPI write)            |
| 0           | 1     | current regulation | Read output duty cycle value for gate driver.       |
| 1           | 0     | PWM                | Read programmed PWM duty cycle (to check SPI write) |
| 1           | 1     | PWM                | Read hardware ADC current value                     |

### 6.2.4.2 Current Measurement

The output current is measured during the "ON' phase of the low-side driver. A fraction of the output current is diverted and (using a "current mirror" circuit) generates across an internal resistance a voltage relative to ground, this being proportional to the output current.

### 6.2.4.3 PI Characteristics

Digital PI-regulator with the Transfer function is programmed via the SPI register.

Transfer function: 
$$\frac{KI}{z-1} + KP$$

The integrator feedback register I charac bits define the regulation behavior of all channels. The default value is 1/8. Both current regulators remain idle until a non-zero value in I charac was programmed. A high proportional feedback value accelerates the regulator feedback and provides a faster settling of the regulated current after disturbances like battery voltage surge.

### Table 11. Duty Cycle Descriptions

The duty cycle of the PWM output in clamped minimum by options and maximum 100% (see 6.7, "SPI and Data Register").

| Option | LLC<1> | LLC<0> | Minimum Duty Cycle  |
|--------|--------|--------|---|
| 0      | 0      | 0      | <ul> <li>10%</li> <li>the measurement is done at t<sub>ON</sub>/2 by consequence</li> <li>the regulation current will be set at t<sub>ON</sub>/2</li> </ul>   |
| 1      | 0      | 1      | <ul> <li>3.12%</li> <li>for a duty cycle &gt; 10%, the measurement is done at t<sub>ON</sub>/2</li> <li>for a duty cycle 3.2% &lt; DC &lt; 10%, the measurement is done at t<sub>ON</sub>/2 for 10% of duty cycle up at t<sub>ON</sub> for 3.2% of duty cycle</li> </ul>  |
| 2      | 1      | 0      | <ul> <li>3.12% + forced min duty cycle to 1.56% every two cycles</li> <li>for a duty cycle &gt; 10%, the measurement is done at t<sub>ON</sub>/2</li> <li>for a duty cycle 3.2% &lt; DC &lt; 10%, the measurement is done at t<sub>ON</sub>/2 for 10% of duty cycle up at t<sub>ON</sub> for 3.2% of duty cycle</li> <li>for a duty cycle set at 1.56%, no measurement is done</li> </ul>   |
| 3      | 1      | 1      | $\begin{array}{l} 3.12\% + skip \mbox{ min duty cycle every two cycles} \\ \bullet \mbox{ for a duty cycle > 10\%, the measurement is done at $t_{ON}$/2 by consequence the regulation current will be set at $t_{ON}$/2 $ \\ \bullet \mbox{ for a duty cycle 3.2\% < DC < 10\%, the measurement is done at $t_{ON}$/2 for 10\% of duty cycle up at $t_{ON}$ for 3.2\% of duty cycle $$ \\ \bullet \mbox{ no measurement is done during the skipping mode} \end{array}$ |

If the target current value is not reached within the regulation error delay time of  $t_{CR\_ERR}$ , the flag of the SPI register "LSDx\_crer" is set to high. The current regulation loop is still running and tries to regulate at the target. Because it is not at the target, the duty cycle is either 100%, or minimum duty cycle by option. LSDx\_crer error detection has no effect on the driver, only SPI fault reporting. The microcontroller can detect the fault through the SPI (LSDx\_crer bit + ADC current reading), and shutdown the driver by sending 0 target current. Set Current – ADC result > "error threshold" during  $t_{CR\_ERR}$  then LSDx\_crer is set to 1.

This flag is latched & can be reset by the SPI read (LSDx\_crer). Each of the four current regulation low-side drivers can be used as a PWM low-side switch. CR\_disxx flag is enabled HIGH. The 8 MSB bits of the target current message are the PWM duty cycle. The first duty is controlled by the SPI bit FDCL (See SPI and Data Register).

### Table 12. LSD1 to LSD4 Current Regulation Driver Electrical Characteristics

| Symbol   | Parameter  | Min. | Тур.                   | Max.                          | Unit               | Notes        |
|--|--|------|------------------------|-------------------------------|--------------------|--------------|
| Current Regu                                   | lation   |      |                        |                               |                    |              |
| 00 0000 0000<br>00 0000 0001<br><br>11 1111 11 | Target current programming (10-bits)   | <br> | OFF<br>2.2<br><br>2.25 | <br>                          | mA<br>A            |              |
| I <sub>CR_DEV</sub>                            | $      Maximum regulation deviation \\ \bullet 0 mA \leq I_{TARGET} < 50 mA, includes ADC error \\ \bullet 50 mA \leq I_{TARGET} < 100 mA, includes ADC error \\ \bullet 100 mA \leq I_{TARGET} < 250 mA, includes ADC error \\ \bullet 250 mA \leq I_{TARGET} < 400 mA, includes ADC error \\ \bullet 400 mA \leq I_{TARGET} < 2.25 A, includes ADC error $ |      | <br>                   | 65<br>50<br>25<br>±10<br>±2.0 | mA<br>mA<br>%<br>% | (10)<br>(11) |

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to +125 °C, unless otherwise specified.

Notes

- 10. Maximum regulation deviation performances noted in the table depend on external conditions (V<sub>PWR</sub>, load (R,L)).
- 11. The error can be decrease significantly by a calibration of the LSDx and using a current regulation loop done by software.

## 6.2.5 Fault Detection (LSD1 to LSD4)

### 6.2.5.1 Open Load

An open condition is detected when the LSDx output is below the threshold for the defined filter time; the fault bit is set (SPI error flag only). This function only operates during the off state.

### 6.2.5.2 V<sub>DS</sub> State Monitoring

The V<sub>DS</sub> state monitoring gives real time state of LSD drain voltage vs OP\_IsD voltage. This signal is filtered and sent through the SPI. If the LSDx voltage is higher than the OP\_IsD with a filter time (T1), vds\_Isd is set to "1".

### 6.2.5.3 Overcurrent

When the current is above the overcurrent threshold for the defined filter time, the driver is switched off, a SPI fault bit is set, and the driver can be turned back to the "normal state" by a SPI write "1" to "LSDx\_clr\_flt ", followed by a send target current command.

### 6.2.5.4 Overtemperature

When the temperature is above the overtemperature threshold for the defined filter time, the driver is switched off, a SPI fault bit is set, and the turn-on SPI command is cleared. The driver can be turned back to the "normal state" when the temperature returns to a normal state, then SPI write "1" to "LSDx clr fit", followed by a send target current command.

#### **Table 13. Detection Electrical Characteristics**

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to +125 °C, unless otherwise specified.

| Symbol                     | Parameter   | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|---|------|------|------|------|-------|
| PD_G                       |   |      |      |      |      |       |
| OC <sub>LSD</sub>          | Overcurrent Detection Threshold Current   | —    | 8.5  | —    | A    |       |
| Open load detecti          | on  |      |      |      |      |       |
| OP <sub>LSDSRC</sub>       | Open Load Detection Threshold (also used for V <sub>DS</sub> monitoring)  | —    | 2.0  | —    | V    |       |
| V <sub>DS</sub> Monitoring | ·   |      |      |      |      |       |
| t <sub>VDS_LSDX</sub>      | V <sub>DS</sub> State Filter Time   | —    | T1   | _    | μs   |       |
| Overtemperature            | Shutdown  |      |      |      |      |       |
| V <sub>PD_OC</sub>         | Overcurrent detection threshold - VPD_D - VPD_src   | -15% | 1.0  | +15% | V    |       |
| Overtemperature            | Shutdown  |      |      |      |      |       |
| OT <sub>LSD</sub>          | Overtemperature Detection Threshold   | 180  | 195  | 210  | °C   |       |
| Current Regulatio          | n Error (Regulation mode only)  |      |      |      |      |       |
| ICR <sub>DELTA</sub>       | Current Regulation Error - ADC Result (measurement data) - (target programming current) • 1LSB = 2.25 A/1024 = 2.197 mA | _    | 25   |      | LSB  |       |

# 6.3 Pump Motor Pre-driver

### 6.3.1 Function Description

This module is designed for DC motor pump, a maximum of 16 kHz PWM is possible. The pre-driver is made with a bootstrap as well as small charge pump structure to operate to 100% duty cycle.




Figure 8. Pump Motor Pre-driver

A duty cycle comprised between 0% to 10% and between 90% to 100% is not possible due to the structure.

## 6.3.2 Fault Detection

### 6.3.2.1 Overcurrent

The pump driver protects the external N-channel power FET on the PD\_G pin in overcurrent conditions. The drain-source voltage of the FET on PD\_G is checked if the pump driver is switched on. If the measured drain-source voltage exceeds the overcurrent voltage threshold, the output PD\_G is switched off. Overcurrent detection logic has a masking time from PDI turn-on against malfunction on transient time. After switching off the power FET by an overcurrent condition, the power FET can be turned back to "normal state" by only SPI write 1 to "PD\_cIr\_flt" register, and then turn on with PDI.

After pump driver is switched on and it stays on during minimum time period T1/2 (masking period), a cumulate/decumulate process of overcurrent fault detection logic is enabled. After the masking period is over, if both events are present (PDI = 1 and overcurrent condition), there is a cumulate (increment) process taking place measuring the maximum time period T1 to qualify an overcurrent fault event. If both events are present longer than T1, this activates an overcurrent fault (and consequently sets corresponding flag). If PDI = 0, the cumulate process is halted but not reset. If during PDI = 1 the event of the overcurrent condition is not present, this resets a previously cumulated value.




Figure 9. Block Diagram of Cumulate/De-Cumulate Process of Overcurrent Fault Detection Logic

Function of T1 counter:

- a) Increment
- b) Hold
- c) Reset
- d) Overcurrent fault detected

### 6.3.2.2 Overtemperature

When the temperature is above the overtemperature threshold for the defined filter time, the driver is switched off and a SPI fault bit is set. The driver can be turned back to the "normal state" by writing a 1 to PD\_clr\_fit, then turn PDI on.

### 6.3.2.3 External Components of Pump Pre-driver

An external 15 V Zener clamping (1 direction) is necessary between VBOOT and PD\_S to protect the gate of the external Power MOSFET. An internal diode between VBOOT and PD\_G ensures that PD\_G cannot go higher than VBOOT (1 V<sub>BE</sub> higher). Optional 15 V Zener clamping can be added between PD\_G & PD\_S (not necessary). The zener chains are used for avalanche clamping and protection against transients.

A typical external MOSFET is IPB80N04S2, which is 4.0 m $\Omega$ (for indication only). An external resistor of 500 k $\Omega$ is connected between PD\_G & PD\_S to turn the MOSFET OFF, in case of an open soldering contact. An external resistor (R<sub>G</sub>) in series with PD\_G is added to decrease the slew rate and optimize EMC. The value of the C<sub>BOOT</sub> capacitor between VBOOT & PD\_S can be 330 nF (for 5.0 kHz & 20 kHz).

#### Table 14. Pump Motor Pre-driver Electrical Characteristics

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to +125 °C, unless otherwise specified.

| Symbol                   | Parameter  | Min.   | Тур. | Max.  | Unit | Notes |
|--------------------------|--|--|------|---|------|-------|
| PD_G                     |  |  |      |   |      |       |
| V <sub>PD_ON_5K</sub>    | • $5.5 V \le V_{PWR} < 6.0 V$<br>• $6.0 V \le V_{PWR} < 7.0V$<br>• $7.0 V \le V_{PWR} < 10 V$<br>• $10 V \le V_{PWR} < 36 V$   | V <sub>PWR</sub> + 4<br>V <sub>PWR</sub> +5<br>V <sub>PWR</sub> +7<br>V <sub>PWR</sub> +10 | <br> | V <sub>PWR</sub> + 15<br>V <sub>PWR</sub> +15<br>V <sub>PWR</sub> +15<br>V <sub>PWR</sub> +15 | V    | (12)  |
| V <sub>PD_ON_20K</sub>   | • $5.5 V \le V_{PWR} < 7.0 V$<br>• $7.0 V \le V_{PWR} < 12.0V$<br>• $12.V \le V_{PWR} < 36 V$  | V <sub>PWR</sub> + 4.5<br>2xV <sub>PWR</sub> -2.0<br>V <sub>PWR</sub> +10                  |      | V <sub>PWR</sub> + 15<br>V <sub>PWR</sub> +15<br>V <sub>PWR</sub> +15                         | V    | (13)  |
| $V_{GS_{OFF}}$           | PD_G switch-off voltage  | —  | _    | 0.1   | V    |       |
| I <sub>PDG_OFF</sub>     | Turn-off current   | —  | 300  | —   | μA   |       |
| PD_S                     |  |  |      |   |      |       |
| I <sub>LEAK_PD_SRC</sub> | Leakage Current - VCC5 = DOSV = 0.0 V, VPWR = 36 V, PD_S = 36 V  | —  | _    | 1.0   | mA   |       |
| PD_D                     |  |  |      | 1   |      |       |
| I <sub>LEAK_PD_DRN</sub> | Leakage current - VCC5 = DOSV = 0.0 V, PD_D = VPWR = 36 V  | —  | _    | 15  | μA   |       |
| Overcurrent Dete         | ction  | <u> </u>   |      | 1   |      |       |
| V <sub>PD_OC</sub>       | Overcurrent detection threshold - VPD_D - VPD_src  | -15%   | 1.0  | +15%  | V    |       |
| t <sub>PD_OC</sub>       | Overcurrent Detection Filter Time - Cumulate counter during on phase after masking time, reset counter if no OC event during 1 cycle   | —  | T1   | _   | μS   |       |
| Duty <sub>Alo</sub>      | 10% to 90% duty cycle is allowed (also 0% and 100% is allowed)   | 10   | _    | 90  | %    |       |
| Overtemperature          | Shutdown   |  |      |   |      |       |
| OT <sub>PMD</sub>        | Overtemperature Detection Threshold  | 180  | 195  | 210   | °C   |       |
| tOT <sub>PMD</sub>       | Overtemperature Detection Filter Time  | —  | T1   | _   | μS   |       |
| VBOOT Charge             |  | II   |      | 1   |      |       |
| <sup>t</sup> BOOT_DELAY  | Bootstrap Start Time - Time to charge CBOOT after wake-up of part (Vccs = $5.0$ V). Allow Pump driver to turn on after this timing. (This timing is smaller than reset recovery time (45 ms), so has no effect on the application) | _  | 30   | _   | ms   |       |

Notes:

12. Frequency = 5.0 kHz , duty cycle = 10~90% and 100%, voltage measured 20 µs after turn on.

13. Frequency = 20.0 kHz , duty cycle = 10~90% and 100%, voltage measured 5.0 µs after turn on.

# 6.4 Low-side Driver for Resistive load

# 6.4.1 Power Output Stages




Figure 10. Low-side Driver for Resistive Load Diagram Block

The low-side driver consists of DMOS power transistors with open drain output. The low-side driver can be driven by SPI commands. The low-side driver is composed of an output transistor, a pre-driver circuit, and diagnostic circuitry. The pre-driver applies the necessary voltage on the output transistor gate to minimize the On resistance of the output switch. To avoid leakage current path, LD has no sink current.

### Table 15. Low-side Driver Electrical Characteristics

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to 125 °C, unless otherwise specified.

| Symbol                | Characteristic  | Min. | Тур. | Max. | Unit | Notes    |
|-----------------------|---|------|------|------|------|----------|
| Power Output L        | )   |      |      |      |      | <u> </u> |
| R <sub>ON_LD</sub>    | On Resistance for LD<br>• $T_J = 125 \text{ °C}, 6.0 \text{ V} \le \text{V}_{PWR} \le 36 \text{ V}$ | _    | 8.0  | 14   | Ω    |          |
|                       | DC Current Capability   |      | —    | 20   | mA   |          |
| I <sub>LEAK_LD</sub>  | Drain Leakage Current<br>• V <sub>PWR</sub> = 0, V <sub>CC5</sub> = 0, LD = 36 V, no sink current   | _    | _    | 10   | μΑ   |          |
| V <sub>BVDSS_LD</sub> | BVDSS Voltage   | 40   | —    | —    | V    |          |
| I <sub>NEG_LD</sub>   | Maximum Negative Current for 5.0 ms Without Destroying the device                                   | 100  | —    | —    | mA   |          |
| Timings               |   |      | •    | •    | •    |          |

| t <sub>D_ON_LD</sub>  | Turn On Delay Time for LD  | _ | _ | 2.0 | μs | (14) |
|-----------------------|----------------------------|---|---|-----|----|------|
| <sup>t</sup> D_OFF_LD | Turn Off Delay Time for LD | — |   | 2.0 | μs | (14) |

Notes

14. From Digital Signal to 50% (turn ON) or 50% (turn OFF).  $R_L = 1.0 \text{ k}\Omega$ ,  $V_{PWR} = 36 \text{ V}$ , no capacitor

## 6.4.2 Fault Detection

### 6.4.2.1 Open Load

An open condition is detected when the LD output is below the threshold  $OP_{LD}$  for the defined filter time  $t_{OP_{LD}}$ , the fault bit is set Id\_OP (SPI error flag only). This function only operates during the Off state.

### 6.4.2.2 V<sub>DS</sub> State Monitoring

The  $V_{DS}$  state monitoring gives real time state of LD drain voltage vs  $OP_{LD}$  voltage. This signal is filtered and sent through the SPI vds\_ld bit. If the  $V_{DS}$  voltage is higher than  $OP_{LD}$  with a filter time (T1), vds\_ld is set to "1".

### 6.4.2.3 Overcurrent

When the current is above the overcurrent threshold  $OC_{LD}$  for the defined filter time  $t_{OC\_LD}$ , the driver is switched off, a SPI fault bit Id\_OC is set, and the turn-on SPI command is cleared. The driver can be returned to the "normal state" by a SPI write "1" to "LD\_clr\_flt", then turned on by a SPI command (LD\_on).

### 6.4.2.4 Overtemperature

When the temperature is above the overtemperature threshold  $OT_{LD}$  for the defined filter time  $t_{OT\_LD}$ , the driver is switched off, a SPI fault bit Id\_OT is set, and the turn-on SPI command is cleared. The driver can be returned to the "normal state" when the temperature returns to the normal state, a SPI write "1" to "LD\_clr\_flt", then turning on a SPI command (LD\_on).

### Table 16. Low-side Driver Electrical Characteristics

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>1</sub> = -40 °C to 125 °C, unless otherwise specified.

| Symbol                     | Characteristic  | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|---|------|------|------|------|-------|
| Overcurrent Shu            | Itdown  |      |      | 1    | ı    | 1     |
| I <sub>OCLD</sub>          | Overcurrent Shutdown Threshold Current for LD                           | _    | 100  | —    | mA   |       |
| t <sub>OC_LD</sub>         | Overcurrent Shutdown Filter Time  | —    | T1   | —    | μS   |       |
| Open Load Dete             | ction   |      |      |      |      | •     |
| V <sub>OPLD</sub>          | OpenLoad Detection Threshold (also used for V <sub>DS</sub> monitoring) | —    | 2.0  | —    | V    |       |
| t <sub>OP_LD</sub>         | OpenLoad Detection Filter Time  | _    | T2   | —    | μs   |       |
| / <sub>DS</sub> Monitoring |   |      |      | •    | •    |       |
| t <sub>VDS_LD</sub>        | V <sub>DS</sub> State Filter Time (rise & fall edge filter time)        | —    | T1   | —    | μS   |       |
| Overtemperature            | e Shutdown  |      |      |      |      | •     |
| T <sub>OTLD</sub>          | Overtemperature Detection Threshold                                     | 180  | 195  | 210  | °C   |       |
| t <sub>OT_LD</sub>         | Overtemperature Detection Filter Time                                   | —    | T1   | —    | μs   |       |

# 6.5 Analog to Digital Converter (x3ch)

ADC is referenced to VCC5 voltage and converts the voltage on 10 bits. It is used to read the following voltages:

- Three analog input pins: ADINx
- Internal voltage supplies (VINT\_A, VINT\_D, V<sub>PRE10</sub>, V<sub>PRE12</sub>, V<sub>GS\_PD</sub>)
- Average temperature of die, which is used by the temperature warning detection circuit (TEMP). Refer to the SPI Message Structure, Message #9.
- Current to voltage converter for current regulation of LSD1-4

#### Table 17. ADC Electrical Characteristics

Input Leakage Current - 0 < ADINx < VCC5

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to 125 °C, unless otherwise specified.

| Symbol            | Characteristic  | Min. | Тур. | Max. | Unit | Notes |
|-------------------|---|------|------|------|------|-------|
| ADC               |   |      |      |      |      |       |
| ADC_ERR           | Total Error - 0 < ADINx < VCC5                          | -6.0 | _    | 6.0  | LSB  | (15)  |
| t <sub>CONV</sub> | Conversion Time   | —    | _    | 10   | μS   |       |
| t <sub>RFT</sub>  | Refresh Time - min ADC update time; shorter than 1.0 ms | —    | 100  | —    | μS   |       |
| ADINx             |   |      |      |      |      |       |

-2.0

2.0

μΑ

# I<sub>ADI\_LK</sub>

| Internal voltage      |  |     |     |     |     |  |
|-----------------------|--|-----|-----|-----|-----|--|
| A <sub>D_VINT_A</sub> | V <sub>INT_A</sub>   | 440 | 512 | 590 | LSB |  |
| A <sub>D_VINT_D</sub> | V <sub>INT_D</sub>   | 440 | 512 | 590 | LSB |  |
| A <sub>D_VPRE10</sub> | V <sub>PRE10</sub> - ADC ratio =V <sub>PRE10</sub> /3.3, 9.0 < V <sub>PWR</sub> < 16 V | 400 | 600 | 800 | LSB |  |
| A <sub>D_VPRE12</sub> | $V_{PRE12}$ - ADC ratio = $V_{PRE12}/3.0$ , 9.0 < $V_{PWR}$ < 16 V                     | 590 | 790 | 980 | LSB |  |
| A <sub>D_VCP</sub>    | $V_{CP}V_{PRWR}$ - ADC ratio = $V_{CP}$ - $V_{PWR}/4.0$ , 9.0 < $V_{PWR}$ < 16 V       | 330 |     | 810 | LSB |  |

#### **Temperature Reading**

| A <sub>D_TEMP25</sub>       | Voltage at 25 °C                 | _ | 717  | _ | LSB    |  |
|-----------------------------|----------------------------------|---|------|---|--------|--|
| A <sub>D_DEV_</sub><br>TEMP | Deviation with 1.0 °C increments | _ | -2.0 | - | LSB/°C |  |

Notes

15. If ADINx voltage is between VCC5 to max\_rating, the ADC value does not change. Also between VCC5 min and GND, the ADC value does not change.

16. SW engineer can monitor internal supply voltage in real time with ADC, SPI reading, and can use fail-safe function.

# 6.6 Supervision

| Event   | RSTB            | LSDx   | PDI    | LD     | SPI   | Notes |
|---|-----------------|--------|--------|--------|---|-------|
| Normal mode: After RSTB rising edge, No fault | High            | Normal | Normal | Normal | Normal  |       |
| VINT_x undervoltage                           | Low<br>(output) | OFF    | OFF    | OFF    | SPI register go to initial state Low except for Vint_uv which is reset to 1. After first read of Vint_uv, it is set back to 0.                    | (17)  |
| Clock fail reset                              | Low<br>(output) | OFF    | OFF    | OFF    | SPI registers go to initial state Low except for Vint_uv unchanged & RST_clk which is set to 1. After first read of RST_clk, it is set back to 0. | (17)  |
| DOSV undervoltage                             | Low<br>(output) | OFF    | OFF    | OFF    | SPI register go to initial state except reset flag (Vint_uv, VCC5_uv, DOSV_uv, RST_ext, RST_CLK).   | (17)  |
| VCC5 undervoltage                             | Low<br>(output) | OFF    | OFF    | OFF    | SPI register go to initial state except reset flag (Vint_uv, VCC5_uv, DOSV_uv, RST_ext, RST_CLK).   | (17)  |
| External Reset                                | Low<br>(input)  | OFF    | OFF    | OFF    | SPI register go to initial state except reset flag (Vint_uv, VCC5_uv, DOSV_uv, RST_ext, RST_CLK).   |       |

| Event             | RSTB      | LSDx | PDI | LD           | SPI   | Notes |
|-------------------|-----------|------|-----|--------------|---|-------|
| VPWR overvoltage  | No effect | OFF  | ON  | No<br>effect | Following SPI registers go to initial state Low:<br>A. LSDx Duty cycle or current set point.<br>B. PDI is ON. |       |
| VPWR undervoltage | No effect | OFF  | ON  | No<br>effect | Following SPI registers go to initial state Low:<br>A. LSDx Duty cycle or current set point.<br>B. PDI is ON. |       |

Notes

17. State defines for the duration of the fault and the following reset recovery time period.

#### Restart conditions:

SPI write message #0 has first to be executed to clear any reset or fault flags. Then new SPI command can be sent.

#### Table 18. Start Point of Reset Recovery Time

| Fault Mode                               | Start Point of t <sub>RST_REC</sub>      |
|--|--|
| VINT_A or VINT_D_uv or VCC_uv or DOSV_uv | Come back normal voltage of all voltages |

### 6.6.1 Additional Safety Functions

### 6.6.1.1 VINT\_A or VINT\_D Undervoltage Supervision

The 900718 uses an internal supply for analog functions ( $V_{INT_A}$ ) and digital functions (VINT\_D). The supply voltage  $V_{INT_A}$  and  $V_{INT_D}$  are supervised for undervoltage. When the voltage becomes lower than each threshold,  $V_{INT_A_UV}$  and  $V_{INT_D_UV}$ , the RSTB pin is asserted low, after the detection filter time ( $t_{VINT}$ ). This reset state continues until the voltage at the VINT pin rises again. If VINT becomes higher than each threshold,  $V_{INT_A_UV}$  and  $V_{INT_A_UV}$ , for same filter time ( $t_{VINT}$ ), the RSTB pin goes high after reset recovery time ( $t_{RST_REC}$ ) and the related flag of the SPI register is set to a high.

For stabilization, the VINT\_A & VINT\_D internal supply requires external capacitors. Two bandgaps are included in the 900718. One is for the voltage reference and the other is for the diagnostic. The ADC data for VINT\_A and VINT\_D are sent through the SPI.

### 6.6.1.2 VCC5 Supervision

See <u>Table 19</u> Reset condition and reaction.

### 6.6.1.3 DOSV Supervision

The supply voltage DOSV is supervised for undervoltage. When the voltage at pin DOSV becomes lower than DOSV\_uv, the RSTB pin is asserted low after detection filter time ( $t_{VDUV}$ ). This reset state continues until the voltage at pin DOSV raises again. If DOSV becomes higher than (DOSV\_uv) for same filter time ( $t_{VDUV}$ ), the RSTB Pin goes high after reset recovery time ( $t_{RST_REC}$ ) and the related flag of the SPI register is set high.




Figure 11. DOSV Supervision Application

### 6.6.1.4 Internal Clock Supervision (Mismatch MAIN-AUX CLK)

The SB0410 has two independent clock modules, one is the main supply clock to all SB0410 systems. The other monitors the main clock fault and if a fault is detected, the SB0410 resets with the RST\_CLK function (<u>Table 19</u>). This function starts when RSTB is in a high state.

Mutual Supervision of Both Main and Auxiliary Clock:

Clock monitoring continues to perform comparisons between the two clocks sources, CLK1 and CLK2. When everything is working correctly, both clocks are present and both have the same frequency of 14 MHz. If one of the clocks stops or if clocks are misaligned in frequency more than ±25% of 14 MHz (<u>Table 19</u>), an RSTB reset is generated (<u>Table 19</u>) and a SPI flag is reported (RST\_CLK). The reset flag RST\_CLK (same as other reset flags) is cleared in "clear on read" fashion, or in other words, the flag is cleared by a SPI Read command which reads the flag. In the case of a clock monitoring fault, the clock monitoring process restarts only after the clock monitoring flag (RST\_CLK) is cleared on the first SPI message.

If either CLK1or CLK2 disappears indefinitely, the clock monitoring fault shows anywhere from T1 to 2\*T2. If clock frequencies are misaligned more than ±25% of 14 MHz, the clock monitoring fault shows after a time delay of T2, as measured by the reference clock CLK1. The misaligned frequency detection error is measured in the time window of T2 and the measurement is based on CLK1 clock as reference, therefore if the CLK1 frequency changes, the time window T2 cannot be guaranteed.

The SB0410 internal clock monitoring function can be disabled by the SPI command (StopCLK2), with no effect of functionality except the clock monitoring function, because CLK1 is activated, but CLK2 is deactivated. Frequency modulation can be controlled by the FM\_amp and FM\_EM bits (See SPI and Data Register). The SPI command (FM\_EN) enables the frequency modulated oscillator by two deviation frequency to spread the oscillator's energy over a wide frequency band. There are two kinds of deviation frequencies (350 kHz and 700 kHz), which are decided by the SPI command (FM\_amp). This spreading decreases the peak electromagnetic radiation level and improves electromagnetic compatibility (EMC) performance.

If preferred, the sequence following by SPI command (StopCLK2), and later on if decided to reactivate the CLK2 (clock monitoring reactivated), a reset clk can be generated due to the fact the clk2 re-start, and can have a settling time > 2\*T2, 1.0 ms max. In this case, reset is detected during reset recovery time and the CLK\_RST (reading message #0) flag should read in a normal condition.

## 6.6.1.5 Die Temperature Warning

The SB0410 has one temperature warning sensor in the cool place of the die. The threshold of temperature warning is 20 °C below overtemperature. In case of a temperature warning, outputs are not shutdown and the SPI-Bit shows the actual status at accessing time.

# 6.6.1.6 V<sub>PRE10</sub>, V<sub>PRE12</sub> Undervoltage Supervision

V<sub>PRE10</sub> and V<sub>pre12</sub> are internal regulator supplying power FET. These two voltage can be monitored through the SPI (Message 6 and 7). This voltage monitoring can be used as a additional fail safe function.

### 6.6.1.7 Ground Supervision

GND-loss monitors the voltage between PGND (global reference GND) and GND\_D. In case of a disconnection of GND\_D vs. all other grounds (pin 2, 3, 6, 7, 10, 11, 14, 18, 30, 38, 43, 45, 47), and back side ground are soldered to ground), a detection GND\_D disconnect as soon as the GND\_D is higher than the threshold (V\_GL) vs. others grounds, is reported through the flag FGND via the SPI register and set high after a filter time ( $t_{GL}$ ).

- 1. Connection degraded (resistive path)
  - A. GND\_D vs other grounds > V\_GL but by having Vint\_D –GND\_D > min voltage required
  - B. SPI communication still possible, and the flag FGND will be at 1
- Disconnection (open physically) during a sequence (in Normal mode), the logic embedded is frozen, because the voltage Vint\_D –GND\_D < min voltage required</li>
  - A. No SPI communication is possible
  - B. If GND\_D is reconnected normally, SPI communication recovers and the flag FGND is at 1

#### Table 19. Electrical Characteristics

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to +125 °C, unless otherwise specified.

| Symbol   | Parameter   | Min. | Тур.     | Max. | Unit | Notes |
|--|---|------|----------|------|------|-------|
| Reset Output SB                                | 0410 to MCU   |      | I        |      | I    |       |
| t <sub>RSTB_REC</sub>                          | Reset Recovery Time   | -20% | 45       | 20%  | ms   |       |
| Reset Input MCU                                | to SB0410   |      |          | 1    | 1    | 1     |
| t <sub>RSTB_EXT</sub>                          | External Reset Detection Filter time - Filter on falling of RSTB pin.<br>Mask shorter glitch. | _    | 2.0      | _    | μS   |       |
| t <sub>RST_MIN</sub>                           | Minimum External Reset Time (only for application)  | —    | 10       | —    | ms   |       |
| DOSV Undervolta                                | ige   |      |          | L    |      | 4     |
| DOSV <sub>UV_3P3</sub>                         | Undervoltage Reset Threshold at Shutdown (falling edge of DOSV)                               | —    | 2.9      | —    | V    |       |
| t <sub>DVUV</sub>                              | Undervoltage Reset Filter Time  | —    | T1       | —    | μs   |       |
| VCC5 Undervolta                                | ge  |      |          | I    |      |       |
| VCC5_UV  | Undervoltage Threshold  |      | 4.5      | _    | V    |       |
| t <sub>VCUV</sub>                              | Undervoltage Filter Time  | _    | T1       | _    | μs   |       |
| VCC5 Supply                                    |   |      |          |      |      |       |
| I_VCC5<br>I_DOSV                               | Consumption Current<br>• VCC5 = 5.0 V; HD,PD = on; RSTB = high<br>• During SPI communication  |      | 20<br>10 | _    | mA   |       |
| Internal Logic Su                              | pply  |      |          |      |      |       |
| Vint_A   | Internal Analog Voltage - I <sub>LOAD</sub> = -10 mA  | 2.30 | 2.5      | 2.8  | V    |       |
| Vint_D   | Internal Digital Voltage - I <sub>LOAD</sub> = -10 mA   | 2.30 | 2.5      | 2.8  | V    |       |
| C_Vint   | Stabilization Capacitor at V_INT - Low-voltage capacitor (<4.0 V)                             | —    | 220      | —    | nF   |       |
| Internal Logic Su                              | pply Undervoltage   |      |          |      |      |       |
| Vint_A_ <sub>UV</sub><br>Vint_D_ <sub>UV</sub> | Undervoltage Reset threshold  | _    | 2.1      | _    | V    |       |
| t <sub>VINT</sub>                              | Undervoltage Reset Filter time  | —    | 1.0      |      | ms   |       |
| VPWR Supply                                    |   | •    | •        | 1    | 1    |       |
| I_VPWR   | Consumption current - VPWR = 36 V, HD, PD = on, RSTB = high                                   | _    | 5.0      | —    | mA   |       |
| I_STBY_VPWR                                    | Consumption current at sleep mode - VCC5 = DOSV = 0 V,<br>HD_D = PD_D = VPWR = 36 V           |      | 2.0      | 20   | μΑ   |       |

#### Table 19. Electrical Characteristics (continued)

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V, T<sub>J</sub> = -40 °C to +125 °C, unless otherwise specified.

| Symbol               | Parameter   | Min.  | Тур. | Max. | Unit | Notes |
|----------------------|---|-------|------|------|------|-------|
| WR & HD Ove          | rvoltage  | 1     | I    |      | 1    |       |
| VPWR_OV              | VPWR Overvoltage Threshold (rising edge)  | _     | 38   | _    | V    |       |
| VPWR_OV_<br>HYS      | Overvoltage Detection Hysteresis -<br>VPWR_OV(ON) = VPWR_OV(SHUTDOWN) -VPWR_OV_HYS                          | _     | 0.6  | 1.0  | V    |       |
| t <sub>VPWR_OV</sub> | Overvoltage Detection Filter Time - Both directions   | —     | T2   | —    | μS   |       |
| WR Undervolt         | age   |       | 1    |      |      |       |
| VPWR_UV              | Undervoltage Shutdown Threshold (falling edge)  | _     | 5.1  | _    | V    |       |
| VPWR_UV_<br>HYS      | Undervoltage Detection Hysteresis -<br>VPWR_OV(ON) = VPWR_OV(SHUTDOWN) -VPWR_OV_HYS                         | 30    | 100  | 200  | mV   |       |
| t <sub>VPUV</sub>    | Undervoltage Detection Filter Time  | —     | T2   | —    | μS   |       |
| round-loss Det       | ection  |       | 1    |      |      |       |
| V_ <sub>GL</sub>     | GND_d-loss detection threshold - Reference GND_Px   | _     | 0.5  | _    | V    |       |
| t <sub>GL</sub>      | GND_d-loss detection filter time - Reference GND_Px   | _     | T2   | _    | μS   |       |
| scillator            |   |       | 1    |      |      |       |
| f_OSC                | Main Oscillator Frequency   | -7.0% | 14   | 7.0% | MHz  |       |
| e <sub>CLK</sub>     | Mismatch MAIN-AUX OSC CLK - enable $V_{INT_X}$ is normal voltage digital comparison between the two clocks. | -35   | ±25  | 35   | %    |       |
| t <sub>CLK</sub>     | Mismatch OSC Filter Time  | T1    | T2   | 2*T2 | μS   | (18)  |
|                      | Frequency Modulation Band 1 - FM_amp = 0  | -30%  | 350  | 30%  | kHz  |       |
|                      | Frequency Modulation Band 2 - FM_amp = 1  | -30%  | 700  | 30%  | kHz  |       |
|                      | Frequency Modulation Speed  | -30%  | 110  | 30%  | kHz  |       |
| vertemperature       | /Temperature Warning  |       |      |      |      |       |
| T <sub>W</sub>       | Temperature Warning Detection Threshold   | 150   | 165  | 180  | °C   |       |
| t <sub>TW</sub>      | Temperature Warning Detection Filter Time   | —     | T2   | —    | μS   |       |
| ming                 |   | 1     |      |      |      |       |
| T1                   | Logic time base T1  | 14.4  | 18.2 | 22   | μS   |       |
| T2                   | Logic time base T2  | 232   | 293  | 360  | μS   | 1     |

Notes

18. The t<sub>CLK</sub> parameter is decided by a frequency checker and comparing two clocks. If either main clock or AUX clock frequency disappears longer than T1, the SB0410 goes to reset by the clock frequency checker and the CLK\_RST flag will be detected. Meanwhile, comparing the main clock and AUX clock is done during T2 and the SB0410 is possible to go to reset every T2. Because measurement and reset activation are asynchronous, t<sub>CLK</sub> can reach 2\*T2 in the worst case by comparing two clocks.

Write 1 to any xxx\_clr\_flt register will create a reset of the fault flag during 1 clock period after the SPI message. xxx\_clr\_flt automatically goes to "0" after 1 clock from fault flag reset.

| XXX Output State                      | ON | OFF                    | /              |
|---------------------------------------|----|------------------------|----------------|
| · · · · · · · · · · · · · · · · · · · |    |                        | - Normal State |
| XXX_Fault Internal Signal             |    |                        |                |
|                                       |    |                        |                |
| SPI XXX_Fault_Flag                    |    |                        |                |
|                                       |    |                        |                |
| SPI Transaction                       |    | SPI Read SPI Write     |                |
|                                       |    | Fault Flag XXX_cir_flt |                |
|                                       |    |                        | 7              |
| XXX_cir_flt Internal Signal           |    |                        |                |

Figure 12. Timing Diagram of xxx\_clr\_flt

# 6.7 SPI and Data Register

## 6.7.1 Function Description

The SPI serial interface has the following features:

- Full duplex, four-wire synchronous communication
- Slave mode operation only
- · Fixed SCLK polarity and phase requirements
- · Fixed 16-bit command word
- SCLK operation up to 10.0 MHz

The Serial Peripheral Interface (SPI) is used to transmit and receive data synchronously with the MCU. Communication occurs over a fullduplex, four-wire SPI bus. The SB0410 device operates only as a slave device to the master, and requires four external pins; SI, SO, SCLK, and CSB. All words are 16 bits long and MSB is sent first.

The SPI simultaneously turns on the serial output SO and returns the MISO return bits. When receiving, valid data is latched on the rising edge of each SCLK pulse. The serial output data is available on the rising edge of SCLK, and transitions on the falling edge of SCLK. The number of clock cycles occurring on the pin SCLK while the CSB pin is asserted low must be 16. If the number of clock pulses is not 16 or a parity fault, the SPI MOSI data is ignored. The SB0410 takes even parity. On next data read SO message, "Fmsg" bit sets to 1, and other data bits sets to 0. The parity bit sets to 1. On the first SPI communication after reset, the read SO message sets to 10101010101010.

The fault registers are double buffered. The first buffer layer latches a fault at the time the fault is detected. This inner layer buffer clears when the fault condition is no longer present and the fault bit communicates to the MCU by a MISO response. The second layer buffer latches the output of the inner layer buffer whenever the CSB pin transitions from low to high. The output of the second layer buffer is transferred to the shift register after the corresponding MOSI command is received from the MCU.




Figure 13. SPI Timing Diagram

### Table 20. SPI Timing Electrical Characteristics

VPWR = 6.0 V to 36 V, VCC5 = 4.75 V to 5.25 V, DOSV = 3.13 V to 5.25 V,  $T_J$  = -40 °C to 125 °C, unless otherwise specified.

| Symbol                  | Characteristic   | Min. | Тур.                | Max. | Unit | Notes |
|-------------------------|--|------|---------------------|------|------|-------|
| SPI Interface Tim       | ning <sup>(19)</sup>   |      |                     |      | 1    |       |
| f <sub>SPI</sub>        | Recommended Frequency of SPI Operation - $t_{SPI} = 1/f_{SPI}$                         | —    | —                   | 10   | MHz  |       |
| t <sub>LEAD</sub>       | Falling Edge of CSB to the Rising Edge of SCLK (required setup time)                   | 30   | t <sub>SPI</sub> /2 | 50   | ns   |       |
| t <sub>LAG</sub>        | Falling Edge of SCLK to the Rising Edge of CSB (required setup time)                   | 30   | t <sub>SPI</sub> /2 | 50   | ns   |       |
| t <sub>XFER_DELAY</sub> | No Data Time Between SPI Commands  | 300  | —                   |      | ns   |       |
| t <sub>WH</sub>         | High Time of SCLK  | 45   | t <sub>SPI</sub> /2 |      | ns   |       |
| t <sub>WL</sub>         | Low Time of SCLK   | 45   | t <sub>SPI</sub> /2 |      | ns   |       |
| t <sub>SU1</sub>        | SI to Rising Edge of SCLK (required setup time)  | 15   | —                   |      | ns   |       |
| t <sub>SO(EN)</sub>     | Time from Falling Edge of CSB to SO Low-impedance                                      | _    | —                   | 30   | ns   |       |
| $t_{SO(DIS)}$           | Time from Rising Edge of CSB to SO High-impedance                                      | _    | -                   | 30   | ns   |       |
| t <sub>VALID</sub>      | Time from Falling Edge of SCLK to SO Data_valid - 0.2xDOSV $\leq$ 0.8xDOSV, CL = 50 pF | 0.0  | _                   | 30   | ns   |       |

Notes

19. The inputs of the SPI module (SCLK, CSB, SI) are driven between 0 V and DOSV voltage.

# 6.7.2 SPI Message Structure

### Table 21. SPI Message Structure

| addr # |       |   |      |            |         | Wi         | rite                    |                  |                      |                |                 |  |   |                   |                  |   |       | Re     | ad      |             |                 |             |                      |      |          |
|--------|-------|---|------|------------|---------|------------|-------------------------|------------------|----------------------|----------------|-----------------|--|---|-------------------|------------------|---|-------|--------|---------|-------------|-----------------|-------------|----------------------|------|----------|
| DEC    | BIN   | 9 | 8    | 7          | 6       | 5          | 4                       | 3                | 2                    | 1              | 0               | 0 13 12 11 10 9 8 7 6 5 4 3                          |   |                   |                  |   |       |        | 2       | 1           | 0               |             |                      |      |          |
| 0      | 00000 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | OCM<br>_pd           | 0              | 0               |  | Ver                                     | sion              | 1                | dosv Vcc_ Vint_ RST_ RST x x x                              |       |        |         |             |                 | х           | х                    |      |          |
| 1      | 00001 |   | P cl | narac      |         |            | l charao                | c                | lsd_s<br>in<br>k_dis | 1              | 0               | M  | anufact                                 | uring da          | ata              |   | P cl  | narac  |         | I           | chara           | с           | lsd_s<br>in<br>k_dis | х    | x        |
| 2      | 00010 |   |      |            |         |            |                         |                  |                      |                |                 |  | Res                                     | erved             |                  |   |       |        |         |             |                 |             |                      | I.   |          |
| 3      | 00011 | 0 | 0    | 0          | 0       | FM_<br>amp | FM_<br>EN               | Stop<br>CL<br>K2 | 0                    | 0              | 0               |  |   | SB04              | 10_CL            | K_CNT   | <7:0> |        |         | Vpwr<br>_ov | х               | Vpwr<br>_uv | FGN<br>D             | OTW  | PD<br>ot |
| 4      | 00100 | 0 | 0    | lclam<br>p | didt    | FDC<br>L   | LLC<br><1>              | LLC<br><0>       | CR_<br>fb            | CR_d<br>is12   | CR_<br>dis34    | PD_0<br>c  | CR_f<br>b                               | CR_d<br>is <br>12 | CR_d<br>is<br>34 |   |       |        |         | VINT_4      | \<9:0>          |             | 1                    |      |          |
| 5      | 00101 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | LD2_<br>on     | LD_o<br>n       | lsd1_<br>cr er                                       | lsd2_<br>crer                           | lsd3_<br>crer     | lsd4_<br>crer    |   |       |        |         |             |                 |             |                      |      |          |
| 6      | 00110 | 0 | 0    | 0          | 0       | 0          | 0                       | LD2_<br>clr_flt  | LD_c<br>I r_flt      | PD_c<br>Ir_flt | LSD_<br>clr_flt | ld_oc  | ld_op                                   | ld_ot             | vds_l<br>d       |   |       |        |         | vpre10      | )<9:0>          |             |                      |      |          |
| 7      | 00111 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | 0              | 0               | ld2_o<br>c   | ld2_o<br>p                              | ld2_o<br>t        | vds_l<br>d2      |   |       |        |         | vpre12      | 2<9:0>          |             |                      |      |          |
| 8      | 01000 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | 0              | 0               | х  | х                                       | х                 | х                |   |       |        |         | Vgs_pc      | <b>×9:0&gt;</b> |             |                      |      |          |
| 9      | 01001 | 0 | 0    | 0          | 0       | LF         | _PWM_                   | _14              | 0                    | 0              | 0               | х  | х                                       | х                 | х                |   |       |        |         | TEMP        | <9:0>           |             |                      |      |          |
| 10     | 01010 |   | LSI  | D1 duty    | cycle ( | 8-bit) o   | r currer                | nt set po        | oint (10             | -bit)          |                 | lsd1<br>_ <sup>oc</sup>                              | lsd1_<br>op                             | lsd1_<br>ot       | vds_L<br>SD1     |   | LS    | SD1 du | ty cycl | e (8bit)    | or cur          | rent rea    | id (10 I             | oit) |          |
| 11     | 01011 |   | LSI  | D2 duty    | cycle ( | 8-bit) o   | r currer                | nt set po        | oint (10             | -bit)          |                 | lsd2_<br>oc  | lsd2_<br>op                             | lsd2_<br>ot       | vds_L<br>SD2     |   |       |        |         |             |                 |             |                      |      |          |
| 12     | 01100 |   | LSI  | D3 duty    | cycle ( | 8-bit) o   | 3-bit) or current set p |                  |                      | int (10-bit)   |                 |  | Isd3_ Isd3_ Isd3_ vds_L<br>oc op ot SD3 |                   |                  |   |       |        |         |             |                 |             |                      |      |          |
| 13     | 01101 |   | LSI  | D4 duty    | cycle ( | 8-bit) o   | r currer                | nt set po        | oint (10             | -bit)          |                 | lsd4_<br>oc  | lsd4_<br>op                             | lsd4_<br>ot       | vds_L<br>SD4     | Is_L<br>SD4 LSD4 duty cycle (8bit) or current read (10 bit) |       |        |         |             |                 | _           |                      |      |          |
| 14     | 01110 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | 0              | 0               | X         X         X         X         AD_RST1<9:0> |   |                   |                  |   |       |        |         |             |                 |             |                      |      |          |
| 15     | 01111 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | 0              | 0               | 0 X X X X X AD_RST2<9:0>                             |   |                   |                  |   |       |        |         |             |                 |             |                      |      |          |
| 16     | 10000 | 0 | 0    | 0          | 0       | 0          | 0                       | 0                | 0                    | 0              | 0               | х  | Х                                       | х                 | х                |   |       |        |         | AD_RS       | T3<9:0          | >           |                      |      |          |

MSB(B15) of both write and read messages is parity bit, whereas only B14 of read message is Fmsg, which show previous write message fault. The 'X' bit is used for tests manufacturing.

# 6.7.3 SPI Message Description

### 6.7.3.1 Message #0

#### Table 22.Write message

| B15 | B14 | B13    | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02        | B01 | B00 |
|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------------|-----|-----|
| Р   |     | MSG_ID |     |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | OCM_p<br>d | 0   | 0   |

| Field  | Bits   | Description  |
|--------|--------|--|
| Р      | 15     | Parity bit   |
| MSG_ID | 14: 10 | Message Identifier: 00000                              |
| OCM_pd | 02     | Over current Masking time of Pump pre-driver selection |

### Table 23. Read message

| B15 | B14  | B13 | B12  | B11   | B10 | B09         | B08    | B07     | B06         | B05         | B04 | B03 | B02 | B01 | B00 |
|-----|------|-----|------|-------|-----|-------------|--------|---------|-------------|-------------|-----|-----|-----|-----|-----|
| Ρ   | Fmsg |     | Vers | ion # |     | dosv_u<br>v | Vcc_uv | Vint_uv | RST_cl<br>k | RST_<br>ext | х   | х   | х   | х   | х   |

| Field     | Bits   |             | Description  |
|-----------|--------|-------------|--|
| Р         | 15     | Parity bit  |  |
| Fmsg      | 14     | Bit = 0     | Previous transfer was valid  |
| Thisg     | 14     | Bit = 1     | Parity bit is not correct. Error detected during previous transfer |
| Version # | 13: 10 | Version num | ber is xxxx pass   |
| dosv uv   | 09     | Bit = 0     | DOSV continues normal voltage                                      |
| 0030_00   | 03     | Bit = 1     | DOSV was less than DOSV undervoltage threshold longer than tDVUV   |
| Vcc5 uv   | 08     | Bit = 0     | VCC5 continues normal voltage                                      |
| VCC5 UV   |        | Bit = 1     | VCC5 was less than VCC5_uv longer tVCUV                            |
| Vint uv   | 07     | Bit = 0     | Vint_D and Vint_A continues normal voltage                         |
| Vintuv    | 07     | Bit = 1     | Vint_D or Vint_A voltage was low                                   |
| RST_clk   | 06     | Bit = 0     | SB0410 internal clock is okay                                      |
|           | 00     | Bit = 1     | SB0410 internal clock fault was detected.                          |
| RST_ext   | 05     | Bit = 0     | Normal   |
|           | 00     | Bit = 1     | Reset from external (RSTB pin)                                     |

# 6.7.3.2 Message #1

### Table 24. Write message

| I | B15 | B14    | B13 | B12 | B11 | B10 | B09 | B08  | B07  | B06 | B05 | B04      | B03 | B02              | B01 | B00 |
|---|-----|--------|-----|-----|-----|-----|-----|------|------|-----|-----|----------|-----|------------------|-----|-----|
|   | Ρ   | MSG_ID |     |     |     |     |     | P ch | arac |     |     | l charac |     | lsd_sink<br>_dis | 1   | х   |

| Field        | Bits   |             | Description   |
|--------------|--------|-------------|---|
| Р            | 15     | Parity bit  |   |
| MSG_ID       | 14: 10 | Message Ide | entifier: 00001   |
|              |        | BIT         | P character   |
|              |        | 0111        | Factor of P-characteristic = 1.2188                           |
|              |        | 0110        | Factor of P-characteristic = 1.1875                           |
|              |        | 0101        | Factor of P-characteristic = 1.1562                           |
|              |        | 0100        | Factor of P-characteristic = 1.125                            |
|              |        | 0011        | Factor of P-characteristic = 1.0938                           |
|              |        | 0010        | Factor of P-characteristic = 1.0625                           |
|              |        | 0001        | Factor of P-characteristic = 1.0312                           |
| P charac     | 09: 06 | 1000        | Factor of P-characteristic = 1                                |
|              |        | 0000        | Factor of P-characteristic = 1                                |
|              |        | 1001        | Factor of P-characteristic = 0.9688                           |
|              |        | 1010        | Factor of P-characteristic = 0.9375                           |
|              |        | 1011        | Factor of P-characteristic = 0.9062                           |
|              |        | 1100        | Factor of P-characteristic = 0.875                            |
|              |        | 1101        | Factor of P-characteristic = 0.8438                           |
|              |        | 1110        | Factor of P-characteristic = 0.8125                           |
|              |        | 1111        | Factor of P-characteristic = 0.7812                           |
|              |        | 001         | Factor of I-characteristic = 0.25                             |
|              |        | 010         | Factor of I-characteristic = 0.1875                           |
|              |        | 011         | Factor of I-characteristic = 0.1562                           |
| l charac     | 05: 03 | 100         | Factor of I-characteristic = 0.3125 (Imax)                    |
| TCHALAC      | 05.05  | 000         | Factor of I-characteristic = 0.125 (default)                  |
|              |        | 101         | Factor of I-characteristic = 0.0938                           |
|              |        | 110         | Factor of I-characteristic = 0.0625                           |
|              |        | 111         | Factor of I-characteristic = 0.0312                           |
| lsd_sink_dis | 02     | Bit = 0     | LSD sink current for open detection is enabled (default mode) |
|              | 02     | Bit = 1     | LSD sink current for open detection is disabled               |

#### Table 25. Read message

| B15 | B14  | B13 | B12      | B11        | B10 | B09 | B08      | B07 | B06 | B05 | B04      | B03 | B02              | B01 | B00 |
|-----|------|-----|----------|------------|-----|-----|----------|-----|-----|-----|----------|-----|------------------|-----|-----|
| Р   | Fmsg |     | Manufact | uring data | l   |     | P charac |     |     |     | I charac |     | lsd_sink<br>_dis | х   | х   |

| Field              | Bits   |  | Description  |  |  |  |  |  |
|--------------------|--------|--|--|--|--|--|--|--|
| Р                  | 15     | Parity bit   |  |  |  |  |  |  |
|                    |        | Bit = 0  | Previous transfer was valid.   |  |  |  |  |  |
| Fmsg               | 14     | Bit = 1  | Parity bit is not correct.<br>Error detected during previous transfer. |  |  |  |  |  |
| Manufacturing data | 13: 10 | Could be used for traceability (same as version #) |  |  |  |  |  |  |
| P charac           | 09: 06 | Feedback of  | P charac   |  |  |  |  |  |
| I charac           | 05: 03 | Feedback of  | charac   |  |  |  |  |  |
| lsd_sink_dis       | 02     | Feedback of  | sd_sink_dis  |  |  |  |  |  |

## 6.7.3.3 Message #2

Reserved

### 6.7.3.4 Message #3

### Table 26. Write message

| l | B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07 | B06 | B05        | B04   | B03              | B02 | B01 | B00 |
|---|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|------------|-------|------------------|-----|-----|-----|
|   | Ρ   |     |     | MSG_ID |     |     | 0   | 0   | 0   | 0   | FM_am<br>p | FM_EN | Stop<br>CLK<br>2 | 0   | 0   | 0   |

| Field     | Bits  |               | Description   |
|-----------|-------|---------------|---|
| Р         | 15    | Parity bit    |   |
| MSG_ID    | 14:10 | Message Ident | tifier: 00011   |
| EM amp    | 05    | Bit = 0       | Frequency modulation band 1   |
| FM_amp    | 05    | Bit = 1       | Frequency modulation band 2   |
|           |       | Bit = 0       | Frequency of Main/Aux oscillator clocks is fixed  |
| FM_EN     | 04    | Bit = 1       | Frequency of Main/Aux oscillator clocks is modulated by the frequency defined by FM_amp |
| StopCLK2  | 03    | Bit = 0       | SB0410 internal clock monitoring function is enabled                                    |
| StopOLINZ | 00    | Bit = 1       | SB0410 internal clock monitoring function is disabled                                   |

#### Table 27. Read message

| B15 | B14  | B13 | B12 | B11 | B10      | B09     | B08 | B07 | B06 | B05     | B04 | B03     | B02  | B01 | B00   |
|-----|------|-----|-----|-----|----------|---------|-----|-----|-----|---------|-----|---------|------|-----|-------|
| Ρ   | Fmsg |     |     | SB  | 0410_CLI | K_CNT<7 | :0> |     |     | Vpwr ov | Х   | Vpwr uv | FGND | OTW | PD_ot |

| Field               | Bits   |              | Description   |
|---------------------|--------|--------------|---|
| Р                   | 15     | Parity bit   |   |
| Fmsg                | 14     | Bit = 0      | Parity bit is correct. Previous transfer was valid.                 |
| i nisg              | 14     | Bit = 1      | Parity bit is not correct. Error detected during previous transfer. |
| SB0410_CLK_CNT<7:0> | 13: 06 | Monitoring r | result from SB0410 internal clock(?)                                |
|                     | 05     | Bit = 0      | Normal  |
| Vpwr_ov             | 05     | Bit = 1      | VPWR overvoltage  |
| Vpwr_uv             | 03     | Bit = 0      | Normal  |
| vpwi_uv             | 03     | Bit = 1      | VPWR undervoltage   |
| FGND                | 02     | Bit = 0      | Normal  |
| FGND                | 02     | Bit = 1      | GND _D loss detection   |
| OTW                 | 01     | Bit = 0      | Normal  |
| 01W                 | 01     | Bit = 1      | Overtemperature warning   |
| PD_ot               | 00     | Bit = 0      | Normal  |
|                     | 00     | Bit = 1      | Overtemperature warning on the motor pump pre-driver                |

## 6.7.3.5 Message #4

### Table 28. Write message

| B15 | B14 | B14 B13 B12 B11 B10 |        | B09 | B08 | B07 | B06 | B05    | B04  | B03  | B02        | B01        | B00   |              |              |
|-----|-----|---------------------|--------|-----|-----|-----|-----|--------|------|------|------------|------------|-------|--------------|--------------|
| Р   |     |                     | MSG_ID |     |     | 0   | 0   | Iclamp | didt | FDCL | LLC<br><1> | LLC<br><0> | CR_fb | CR_dis<br>12 | CR_dis<br>34 |

| Field  | Bits   | Description   |
|--------|--------|---|
| Р      | 15     | Parity bit  |
| MSG_ID | 14: 10 | Message Identifier: 00100   |
| Iclamp | 07     | Bit = 0<br>Integrator limit is 0x03FF   |
| iciamp | 07     | Bit = 1<br>Integrator limit is 0x07FF   |
| didt   | 06     | Bit = 0<br>Rise / Fall time of LSD is long (tr/tf_CR1)  |
| didt   |        | Bit = 1<br>Rise / Fall time of LSD is short (tr/tf_CR2)   |
|        |        | Bit = 0<br>The first duty cycle is controlled by current  |
| FDCL   | 05     | Bit = 1<br>First duty cycle from off state to a target value is limited to a fixed duty cycle.<br>(Fixed value is the duty cycle which a target current is transformed in duty cycle, lowest value<br>is 10%) |

|           |       | Bit = 00     | Minimum duty cycle (DC) is 10%<br>The measurement is done at Ton/2   |  |
|-----------|-------|--------------|--|--|
|           |       | Bit = 01     | Minimum duty cycle (DC) is 3.12%<br>For DC > 10%, the measurement is<br>For 3.12% < DC < 10%, the measure<br>between Ton/2 and 3.12% | done at Ton/2.<br>rement is done at the maximum value  |
| LLC       | 04:03 | Bit = 10     | and the measurement is done at the<br>3.12%<br>For 1.56% < DC < 3.12%, 3.12% of  | done at Ton/2.<br>on current approach up to 3.12% of DC<br>e maximum value between Ton/2 and   |
|           |       | Bit = 11     | and the measurement is done at the and 3.12%   | done at Ton/2.<br>on current approach up to 3.12% of DC<br>maximum value between Ton/2 of DC<br>rent forces 3.12% and skipping every |
|           |       | Bit = 0      | LSDx Feedback = SPI written value  | 9  |
| CR_fb     | 02    | Bit = 1      | LSDx Feedback = output   |  |
|           |       |              | CR_fb = 0  | CR_fb = 1  |
| CR dis12  | 01    | CR_dis12 = 0 | LSD1,2 Current regulation  | LSD1,2 Current regulation  |
| 011_01312 |       | CR_dis12 = 1 | LSD1,2 PWM   | LSD1,2 PWM   |
| CR dis34  | 00    | CR_dis34 = 0 | LSD3,4 Current regulation  | LSD3,4 Current regulation  |
|           |       | CR_dis34 = 1 | LSD3,4 PWM   | LSD3,4 PWM   |

### Table 29. Read message

| B15 | B14  | B13   | B12   | B11          | B10          | B09 | B08 | B07 | B06 | B05   | B04    | B03 | B02 | B01 | B00 |
|-----|------|-------|-------|--------------|--------------|-----|-----|-----|-----|-------|--------|-----|-----|-----|-----|
| Р   | Fmsg | PD_oc | CR_fb | CR_dis<br>12 | CR_dis<br>34 |     |     |     |     | VINT_ | A<9:0> |     |     |     |     |

| Field       | Bits  |              | Description   |  |  |  |  |
|-------------|-------|--------------|---|--|--|--|--|
| P           | 15    | Parity bit   |   |  |  |  |  |
| Fmsg        | 14    | Bit = 0      | Parity bit is correct. Previous transfer was valid.                 |  |  |  |  |
| Thisg       | 17    | Bit = 1      | Parity bit is not correct. Error detected during previous transfer. |  |  |  |  |
| PD_oc       | 13    | Bit = 0      | Normal  |  |  |  |  |
| FD_00       | 15    | Bit = 1      | Over current detected on the motor pump pre-driver                  |  |  |  |  |
| CR_fb       | 12    | Feedback of  | CR_fb   |  |  |  |  |
| CR_dis12    | 11    | Feedback of  | f CR_dis12  |  |  |  |  |
| CR_dis34    | 10    | Feedback of  | Feedback of CR_dis34  |  |  |  |  |
| VINT_A<9:0> | 09:00 | 10-bit ADC o | 10-bit ADC of Analog internal supply                                |  |  |  |  |

## 6.7.3.6 Message #5

### Table 30. Write message

| B15 | B14    | B13 | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02    | B01   | B00 |
|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--------|-------|-----|
| Ρ   | MSG_ID |     |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | LD2_on | LD_on |     |

| Field  | Bits   |                | Description               |  |  |  |  |  |  |
|--------|--------|----------------|---------------------------|--|--|--|--|--|--|
| Р      | 15     | Parity bit     | <sup>o</sup> arity bit    |  |  |  |  |  |  |
| MSG_ID | 14: 10 | Message Identi | lessage Identifier: 00101 |  |  |  |  |  |  |
| LD2 on | 01     | Bits = 0       | Low-side is off           |  |  |  |  |  |  |
|        | 01     | Bits = 1       | Low-side turn on          |  |  |  |  |  |  |
| LD_on  | 00     | Bits = 0       | Low-side is off           |  |  |  |  |  |  |
| 20_011 |        | Bits = 1       | Low-side turn on          |  |  |  |  |  |  |

#### Table 31. Read message

|   | B15 | B14  | B13           | B12           | B11           | B10           | B09 | B08 | B07 | B06 | B05    | B04    | B03 | B02 | B01 | B00 |
|---|-----|------|---------------|---------------|---------------|---------------|-----|-----|-----|-----|--------|--------|-----|-----|-----|-----|
| ſ | Ρ   | Fmsg | lsd1_<br>crer | lsd2_<br>crer | lsd3_<br>crer | lsd4_<br>crer |     |     |     |     | VINT_I | D<9:0> |     |     |     |     |

| Field       | Bits  |                            | Description   |  |  |  |
|-------------|-------|----------------------------|---|--|--|--|
| Р           | 15    | Parity bit                 |   |  |  |  |
| Fmsg        | 14    | Bit = 0                    | Parity bit is correct. Previous transfer was valid.                 |  |  |  |
| i nisg      | 14    | Bit = 1                    | Parity bit is not correct. Error detected during previous transfer. |  |  |  |
| lsd1 crer   | 13    | Bit = 0                    | Normal  |  |  |  |
| Isu I_crei  | 15    | Bit = 1                    | Current regulation error detection of LSD1                          |  |  |  |
| lad2 arer   | 12    | Bit = 0                    | Normal  |  |  |  |
| lsd2_crer   | 12    | Bit = 1                    | Current regulation error detection of LSD2                          |  |  |  |
| lsd3_crer   | 11    | Bit = 0                    | Normal  |  |  |  |
|             |       | Bit = 1                    | Current regulation error detection of LSD3                          |  |  |  |
| lad4_arar   | 10    | Bit = 0                    | Normal  |  |  |  |
| lsd4_crer   | 10    | Bit = 1                    | Current regulation error detection of LSD4                          |  |  |  |
| VINT_D<9:0> | 09:00 | 10-bit ADC internal supply |   |  |  |  |

## 6.7.3.7 Message #6

### Table 32.Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02            | B01            | B00             |
|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------------|----------------|-----------------|
| Р   |     |     | MSG_ID |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | LD_<br>clr_flt | PD_<br>clr_flt | LSD_<br>clr_flt |

| Field       | Bits   |                 | Description  |  |  |  |  |  |  |
|-------------|--------|-----------------|--|--|--|--|--|--|--|
| Р           | 15     | Parity bit      |  |  |  |  |  |  |  |
| MSG_ID      | 14: 10 | Message Identit | Message Identifier: 00110                            |  |  |  |  |  |  |
| LD2 clr fit | 03     | Bit = 0         | LD_oc and LD_ot are conserved (default mode)         |  |  |  |  |  |  |
| LD2_CII_III | 03     | Bit = 1         | Clear LD_oc and LD_ot                                |  |  |  |  |  |  |
| LD clr flt  | 02     | Bit = 0         | LD_oc and LD_ot are conserved (default mode)         |  |  |  |  |  |  |
|             | 02     | Bit = 1         | Clear LD_oc and LD_ot                                |  |  |  |  |  |  |
| PD clr flt  | 01     | Bit = 0         | PD_oc is conserved (default mode)                    |  |  |  |  |  |  |
|             | 01     | Bit = 1         | Clear PD_oc  |  |  |  |  |  |  |
| LSD clr flt | 00     | Bit = 0         | All LSDx_oc and LSDx_ot are conserved (default mode) |  |  |  |  |  |  |
|             |        | Bit = 1         | Clear All LSDx_oc and LSDx_ot                        |  |  |  |  |  |  |

### Table 33. Read message

| B15 | B14  | B13   | B12   | B11   | B10    | B09 | B08 | B07 | B06 | B05    | B04    | B03 | B02 | B01 | B00 |
|-----|------|-------|-------|-------|--------|-----|-----|-----|-----|--------|--------|-----|-----|-----|-----|
| Ρ   | Fmsg | ld_oc | ld_op | ld_ot | vds_ld |     |     |     |     | vpre1( | )<9:0> |     |     |     |     |

| Field                                | Bits |            | Description   |
|--------------------------------------|------|------------|---|
| Р                                    | 15   | Parity bit |   |
| Fmag                                 | 14   | Bit = 0    | Parity bit is correct. Previous transfer was valid.                 |
| Fmsg                                 | 14   | Bit = 1    | Parity bit is not correct. Error detected during previous transfer. |
|                                      | 13   | Bit = 0    | Normal  |
| ld_oc                                | 15   | Bit = 1    | Overcurrent shut down of low-side                                   |
| ld on                                | 12   | Bit = 0    | Normal  |
| ld_op                                | 12   | Bit = 1    | Open load detection of low-side                                     |
| ld of                                | 11   | Bit = 0    | Normal  |
| ld_ot                                | 11   | Bit = 1    | Overtemperature shut down of low-side                               |
| uda Id                               | 10   | Bit = 0    | Normal  |
| vds_ld                               | 10   | Bit = 1    | Vds detection of low-side (information only)                        |
| vpre10<9:0> 09:00 10-bit ADC of vpre |      |            | of vpre10   |

## 6.7.3.8 Message #7

### Table 34. Write message

| B15 | B14 | B13    | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02 | B01 | B00 |
|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Р   |     | MSG_ID |     |     |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| Γ | Field  | Bits   | Description               |
|---|--------|--------|---------------------------|
| ſ | Р      | 15     | Parity bit                |
|   | MSG_ID | 14: 10 | Message Identifier: 00111 |

### Table 35. Read message

| B15 | B14  | B13    | B12    | B11    | B10     | B09 | B08 | B07 | B06 | B05    | B04    | B03 | B02 | B01 | B00 |
|-----|------|--------|--------|--------|---------|-----|-----|-----|-----|--------|--------|-----|-----|-----|-----|
| Ρ   | Fmsg | ld2_oc | ld2_op | ld2_ot | vds_ld2 |     |     |     |     | vpre12 | 2<9:0> |     |     |     |     |

| Field       | Bits  |            | Description   |
|-------------|-------|------------|---|
| Р           | 15    | Parity bit |   |
| Emog        | 14    | Bit = 0    | Parity bit is correct. Previous transfer was valid.                 |
| Fmsg        | 14    | Bit = 1    | Parity bit is not correct. Error detected during previous transfer. |
| 142.00      | 13    | Bit = 0    | Normal  |
| ld2_oc      | 15    | Bit = 1    | Overcurrent shut down of low-side                                   |
|             | 12    | Bit = 0    | Normal  |
| ld2_op      | 12    | Bit = 1    | Open load detection of low-side                                     |
| ld2 of      | 11    | Bit = 0    | Normal  |
| ld2_ot      | 11    | Bit = 1    | Overtemperature shut down of low-side                               |
| vdo Id      | 10    | Bit = 0    | Normal  |
| vds_ld      | 10    | Bit = 1    | Vds detection of low-side (information only)                        |
| vpre12<9:0> | 09:00 | 10-bit ADC | of vpre12   |

## 6.7.3.9 Message #8

### Table 36. Write message

| B15 | B14 | B13    | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02 | B01 | B00 |
|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Р   |     | MSG_ID |     |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| Field  | Bits   | Description               |
|--------|--------|---------------------------|
| Р      | 15     | Parity bit                |
| MSG_ID | 14: 10 | Message Identifier: 01000 |

### Table 37. Read message

| B15 | B14  | B13 | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05   | B04    | B03 | B02 | B01 | B00 |
|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-------|--------|-----|-----|-----|-----|
| Р   | Fmsg | х   | х   | х   | х   |     |     |     |     | vgs_p | d<9:0> |     |     |     |     |

| Field       | Bits  |                      | Description   |  |  |  |
|-------------|-------|----------------------|---|--|--|--|
| Р           | 15    | Parity bit           |   |  |  |  |
| Fmsg        | 14    | Bit = 0              | Parity bit is correct. Previous transfer was valid.                 |  |  |  |
| r nisg      | 14    | Bit = 1              | Parity bit is not correct. Error detected during previous transfer. |  |  |  |
| vgs_pd<9:0> | 09:00 | 10-bit ADC of vgs_pd |   |  |  |  |

## 6.7.3.10 Message #9

### Table 38. Write message

| B15 | B14 | B13    | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04    | B03 | B02 | B01 | B00 |
|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|--------|-----|-----|-----|-----|
| Ρ   |     | MSG_ID |     |     |     | 0   | 0   | 0   | 0   | L   | F_PWM_ | 14  | 0   | 0   | 0   |

| Field     | Bits   |                | Description                               |
|-----------|--------|----------------|---|
| Р         | 15     | Parity bit     |   |
| MSG_ID    | 14: 10 | Message Identi | fier: 01001                               |
|           |        | Bit = 000      | Output PWM frequency of LSD(1~4)= 3.9 kHz |
|           |        | Bit = 001      | Output PWM frequency of LSD(1~4)= 4.5 kHz |
|           |        | Bit = 010      | Output PWM frequency of LSD(1~4)= 5.0 kHz |
| LF PWM 14 | 05:03  | Bit = 011      | Output PWM frequency of LSD(1~4)= 4.2 kHz |
|           | 05.05  | Bit = 100      | Output PWM frequency of LSD(1~4)= 3.6 kHz |
|           |        | Bit = 101      | Output PWM frequency of LSD(1~4)= 3.4 kHz |
|           |        | Bit = 110      | Output PWM frequency of LSD(1~4)= 3.2 kHz |
|           |        | Bit = 111      | Output PWM frequency of LSD(1~4)= 3.0 kHz |

### Table 39. Read message

| B15 | B14  | B13 | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05  | B04                 | B03 | B02 | B01 | B00 |
|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|------|---------------------|-----|-----|-----|-----|
| Р   | Fmsg | х   | х   | х   | х   |     |     |     |     | TEMF | <b>?&lt;9:0&gt;</b> |     |     |     |     |

| Field     | Bits  |              | Description   |
|-----------|-------|--------------|---|
| Р         | 15    | Parity bit   |   |
| Fmsg      | 14    | Bit = 0      | Parity bit is correct. Previous transfer was valid.                 |
| Thisg     | 14    | Bit = 1      | Parity bit is not correct. Error detected during previous transfer. |
| TEMP<9:0> | 09:00 | 10-bit ADC c | f average die temperature   |

## 6.7.3.11 Message #10

#### Table 40. Write message

|   | B15 | B14 | B13 | B12  | B11 | B10 | B09 | B08 | B07  | B06        | B05         | B04         | B03        | B02     | B01 | B00 |
|---|-----|-----|-----|------|-----|-----|-----|-----|------|------------|-------------|-------------|------------|---------|-----|-----|
| E | Ρ   |     | MSC | G_ID |     |     |     |     | LSD1 | duty cycle | e (8-bit) o | r current s | et point ( | 10-bit) |     |     |

| Field  | Bits   |                       | Description   |  |
|--|--------|-----------------------|---|--|
| Р  | 15     | Parity bit            |   |  |
| MSG_ID   | 14: 10 | Message Identifier: 0 | 1010  |  |
|  |        |                       | CR_fb=0   | CR_fb=1  |
| LSD1 duty cycle (8-bit) or current set point(10-bit) | 09:00  | CR_dis12= 0           | LSD1, 2 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                      | LSD1,2 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                      |
| current set point(To-bit)                            |        | CR_dis12= 1           | LSD1, 2 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD1[1:0]=XX | LSD1,2 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD1[1:0]=XX |

### Table 41. Read message

| B15 | B14  | B13     | B12     | B11     | B10          | B09 | B08 | B07 | B06       | B05         | B04       | B03         | B02    | B01 | B00 |
|-----|------|---------|---------|---------|--------------|-----|-----|-----|-----------|-------------|-----------|-------------|--------|-----|-----|
| Ρ   | Fmsg | lsd1_oc | lsd1_op | lsd1_ot | vds_<br>LSD1 |     |     | LSE | 1 duty cy | cle (8-bit) | or curren | nt read (10 | )-bit) |     |     |

| Field                      | Bits  |             | Description   |   |
|----------------------------|-------|-------------|---|---|
| Р                          | 15    | Parity bit  |   |   |
| Emog                       | 14    | Bit = 0     | Parity bit is correct. Previous transfer wa   | is valid.   |
| Fmsg                       | 14    | Bit = 1     | Parity bit is not correct. Error detected du  | uring previous transfer.  |
| lsd1 oc                    | 13    | Bit = 0     | Normal  |   |
| ISUT_OC                    | 15    | Bit = 1     | Overcurrent shutdown of LSD1  |   |
| lad1 on                    | 12    | Bit = 0     | Normal  |   |
| lsd1_op                    | 12    | Bit = 1     | Open Load detection of LSD1   |   |
| lad1 at                    | 11    | Bit = 0     | Normal  |   |
| lsd1_ot                    |       | Bit = 1     | Overtemperature shutdown of LSD1  |   |
| vds LSD1                   | 10    | Bit = 0     | Normal  |   |
| VUS_LODT                   | 10    | Bit = 1     | V <sub>DS</sub> detection of LSD1 (information only)  | )   |
|                            |       |             | CR_fb=0   | CR_fb=1   |
| LSD1 duty cycle (8-bit) or | 09:00 | CR_dis12= 0 | LSD1,2 current regulation<br>Read current target<br>(to check SPI write)<br>(10 bits, 0 to 2.25 A)                              | LSD1,2 current regulation<br>Output duty cycle value for gate driver<br>(8 bits, for the range to 100%) |
| current read (10-bit)      |       | CR_dis12= 1 | LSD1,2 PWM<br>Read programmed PWM duty cycle (to<br>check SPI write)<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD(1~2)[1:0]=00 | LSD1,2 PWM<br>Read hardware ADC current value<br>(10 bits for the range to 4.5A)                        |

# 6.7.3.12 Message #11

### Table 42. Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07  | B06       | B05         | B04       | B03         | B02    | B01 | B00 |
|-----|-----|-----|--------|-----|-----|-----|-----|------|-----------|-------------|-----------|-------------|--------|-----|-----|
| Ρ   |     |     | MSG_ID |     |     |     |     | LSD2 | duty cycl | e (8bit) or | current s | et point (1 | 0-bit) |     |     |

| Field                      | Bits   |                   | Description  |  |
|----------------------------|--------|-------------------|--|--|
| Р                          | 15     | Parity bit        |  |  |
| MSG_ID                     | 14: 10 | Message Identifie | r: 01011   |  |
|                            |        |                   | CR_fb=0  | CR_fb=1  |
| LSD2 duty cycle (8-bit) or | 09:00  | CR_dis12= 0       | LSD1,2 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                      | LSD1,2 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                      |
| current set point(10-bit)  |        | CR_dis12= 1       | LSD1,2 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD2[1:0]=XX | LSD1,2 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD2[1:0]=XX |

### Table 43. Read message

| I | B15 | B14  | B13     | B12     | B11     | B10          | B09 | B08 | B07 | B06       | B05         | B04       | B03        | B02   | B01 | B00 |
|---|-----|------|---------|---------|---------|--------------|-----|-----|-----|-----------|-------------|-----------|------------|-------|-----|-----|
|   | Ρ   | Fmsg | lsd2_oc | lsd2_op | lsd2_ot | vds_LS<br>D2 |     |     | LSD | 2 duty cy | cle (8-bit) | or curren | t read (10 | -bit) |     |     |

| Field                      | Bits  |             | Description   |   |
|----------------------------|-------|-------------|---|---|
| Р                          | 15    | Parity bit  |   |   |
| Fmsg                       | 14    | Bit = 0     | Parity bit is correct. Previous transfer was  | valid.  |
| i nisg                     | 14    | Bit = 1     | Parity bit is not correct. Error detected du  | ring previous transfer.   |
| lsd2_ oc                   | 13    | Bit = 0     | Normal  |   |
| 1502_00                    | 15    | Bit = 1     | Overcurrent shutdown of LSD2  |   |
| lsd2_op                    | 12    | Bit = 0     | Normal  |   |
| 1302_0p                    | 12    | Bit = 1     | OpenLoad detection of LSD2  |   |
| lsd2_ot                    | 11    | Bit = 0     | Normal  |   |
| isuz_ot                    |       | Bit = 1     | Overtemperature shutdown of LSD2  |   |
| vds LSD2                   | 10    | Bit = 0     | Normal  |   |
| VUS_LOD2                   | 10    | Bit = 1     | $V_{DS}$ detection of LSD2 (information only)   |   |
|                            |       |             | CR_fb = 0   | CR_fb=1   |
| LSD2 duty cycle (8-bit) or | 09:00 | CR_dis12= 0 | LSD1,2 current regulation<br>Read current target<br>(to check SPI write)<br>(10 bits, 0 to 2.25 A)                              | LSD1,2 current regulation<br>Output duty cycle value for gate driver<br>(8 bits, for the range to 100%) |
| current read (10-bit)      |       | CR_dis12= 1 | LSD1,2 PWM<br>Read programmed PWM duty cycle (to<br>check SPI write)<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD(1~2)[1:0]=00 | LSD1,2 PWM<br>Read hardware ADC current value<br>(10 bits for the range to 4.5 A)                       |

# 6.7.3.13 Message #12

### Table 44. Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07  | B06        | B05         | B04         | B03         | B02     | B01 | B00 |
|-----|-----|-----|--------|-----|-----|-----|-----|------|------------|-------------|-------------|-------------|---------|-----|-----|
| Р   |     |     | MSG_ID |     |     |     |     | LSD3 | duty cycle | e (8-bit) o | r current s | set point ( | 10-bit) |     |     |

| Field                      | Bits   |                       | Descripti   | on   |
|----------------------------|--------|-----------------------|---|--|
| Ρ                          | 15     | Parity bit            |   |  |
| MSG_ID                     | 14: 10 | Message Identifier: 0 | 1100  |  |
|                            |        |                       | CR_fb=0   | CR_fb=1  |
| LSD3 duty cycle (8-bit) or | 09:00  | CR_dis34= 0           | LSD3,4 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                         | LSD3,4 current regulation<br>Write current target<br>(10 bits, 0 to 2.25 A)                      |
| current set point(10-bit)  | 09.00  | CR_dis34= 1           | LSD3,4 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to<br>90%)<br>LSD3[1:0]=XX | LSD3,4 PWM<br>Write programmed duty cycle<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD3[1:0]=XX |

#### Table 45. Read message

| B15 | B14  | B13      | B12         | B11     | B10          | B09 | B08 | B07 | B06       | B05         | B04       | B03         | B02    | B01 | B00 |
|-----|------|----------|-------------|---------|--------------|-----|-----|-----|-----------|-------------|-----------|-------------|--------|-----|-----|
| Р   | Fmsg | lsd3_ oc | lsd3_<br>op | lsd3_ot | vds_<br>LSD3 |     |     | LSD | 3 duty cy | cle (8-bit) | or curren | it read (10 | l-bit) |     |     |

### 6.7.3.14 Message #13

Table 46. Write message

| B15 | 5 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07  | B06        | B05         | B04         | B03         | B02     | B01 | B00 |
|-----|---|-----|-----|--------|-----|-----|-----|-----|------|------------|-------------|-------------|-------------|---------|-----|-----|
| Ρ   |   |     |     | MSG_ID |     |     |     |     | LSD4 | duty cycle | e (8-bit) o | r current s | set point ( | 10-bit) |     |     |

| Field                      | Bits   |                 | Description   | on   |
|----------------------------|--------|-----------------|---|--|
| Р                          | 15     | Parity bit      |   |  |
| MSG_ID                     | 14: 10 | Message Identif | ier: 01101  |  |
|                            |        |                 | CR_fb=0   | CR_fb=1  |
| LSD4 duty cycle (8-bit) or | 09:00  | CR_dis34= 0     | LSD3, 4 current regulation<br>Write current target<br>(10 bits for the range to 2.25 A)     | LSD3, 4 current regulation<br>Write current target<br>(10 bits for the range to 2.25 A)      |
| current set point (10-bit) |        | CR_dis34= 1     | LSD3,4 PWM<br>Write programmed duty cycle<br>(8 bits for the range to 100%)<br>LSD4[1:0]=XX | LSD3, 4 PWM<br>Write programmed duty cycle<br>(8 bits for the range to 100%)<br>LSD4[1:0]=XX |

### Read message

| B15 | B14  | B13     | B12     | B11     | B10          | B09 | B08 | B07 | B06        | B05         | B04       | B03         | B02   | B01 | B00 |
|-----|------|---------|---------|---------|--------------|-----|-----|-----|------------|-------------|-----------|-------------|-------|-----|-----|
| Р   | Fmsg | lsd4_oc | lsd4_op | lsd4_ot | vds_LS<br>D4 |     |     | LSE | 04 duty cy | cle (8-bit) | or curren | it read (10 | -bit) |     |     |

| Field                      | Bits  |             | Description   |   |
|----------------------------|-------|-------------|---|---|
| Р                          | 15    | Parity bit  |   |   |
| Emog                       | 14    | Bit = 0     | Parity bit is correct. Previous transfer was  | valid.  |
| Fmsg                       | 14    | Bit = 1     | Parity bit is not correct. Error detected du  | ring previous transfer.   |
| lad4 as                    | 13    | Bit = 0     | Normal  |   |
| lsd4_ oc                   | 13    | Bit = 1     | Overcurrent shutdown of LSD4  |   |
|                            | 10    | Bit = 0     | Normal  |   |
| lsd4_op                    | 12    | Bit = 1     | OpenLoad detection of LSD4  |   |
| ladd at                    |       | Bit = 0     | Normal  |   |
| lsd4_ot                    | 11    | Bit = 1     | Overtemperature shutdown of LSD4  |   |
|                            | 10    | Bit = 0     | Normal  |   |
| vds_LSD4                   | 10    | Bit = 1     | V <sub>DS</sub> detection of LSD4 (information only)  |   |
|                            |       |             | CR_fb=0   | CR_fb=1   |
| LSD4 duty cycle (8-bit) or | 09:00 | CR_dis34= 0 | LSD3,4 current regulation<br>Read current target<br>(to check SPI write)<br>(10 bits, 0 to 2.25 A)                              | LSD3,4 current regulation<br>Output duty cycle value for gate driver<br>(8 bits, for the range to 100%) |
| current read (10-bit)      |       | CR_dis34= 1 | LSD3,4 PWM<br>Read programmed PWM duty cycle (to<br>check SPI write)<br>(8 bits at 0%, 100% and 10% to 90%)<br>LSD(3~4)[1:0]=00 | LSD3,4 PWM<br>Read hardware ADC current value<br>(10 bits for the range to 4.5 A)                       |

## 6.7.3.15 Message #14

### Table 47. Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02 | B01 | B00 |
|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Р   |     |     | MSG_ID |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| Field  | Bits   | Description               |
|--------|--------|---------------------------|
| Р      | 15     | Parity bit                |
| MSG_ID | 14: 10 | Message Identifier: 01110 |

### Read message

| B15 | B14  | B13 | B12 | B11 | B10 | B09 | B08 | B07 | B06 | B05   | B04     | B03 | B02 | B01 | B00 |
|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-------|---------|-----|-----|-----|-----|
| Р   | Fmsg | х   | х   | х   | х   |     |     |     |     | AD_RS | T1<9:0> |     |     |     |     |

| Field        | Bits  |                        | Description   |
|--------------|-------|------------------------|---|
| Р            | 15    | Parity bit             |   |
| Fmsg         | 14    | Bit = 0                | Parity bit is correct. Previous transfer was valid.                 |
| Тпізу        | 14    | Bit = 1                | Parity bit is not correct. Error detected during previous transfer. |
| AD_RST1<9:0> | 09:00 | 10-bit ADC of<br>ADIN1 | AD_RST1<9:0>  |

# 6.7.3.16 Message #15

### Table 48. Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02 | B01 | B00 |
|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Ρ   |     |     | MSG_ID |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| Field  | Bits   | Description               |
|--------|--------|---------------------------|
| Р      | 15     | Parity bit                |
| MSG_ID | 14: 10 | Message Identifier: 01111 |

### Read message

| B15 | B14     | B13   | B12 | B11  | B10   | B09         | B08          | B07        | B06      | B05        | B04        | B03 | B02 | B01 | B00 |  |
|-----|---------|-------|-----|------|---|-------------|--------------|------------|----------|------------|------------|-----|-----|-----|-----|--|
| Р   | Fmsg    | x     | х   | x    | x   |             |              |            |          | AD_RS      | T2<9:0>    |     |     |     |     |  |
|     | Field   |       | В   | lits |   | Description |              |            |          |            |            |     |     |     |     |  |
|     | Р       |       | -   | 15   | Parity bit  |             |              |            |          |            |            |     |     |     |     |  |
|     | Fmaa    |       |     | 14   | Bit = 0   |             | Parity bit i | s correct. | Previous | transfer v | vas valid. |     |     |     |     |  |
|     | Fmsg    |       |     |      | Bit = 1         Parity bit is not correct. Error detected during previous transfer. |             |              |            |          |            |            |     |     |     |     |  |
| A   | D_RST2< | :9:0> | 09  | 9:00 | 10-bit ADC of     AD_RST2<9:0>  |             |              |            |          |            |            |     |     |     |     |  |

## 6.7.3.17 Message #16

#### Table 49. Write message

| B15 | B14 | B13 | B12    | B11 | B10 | B09 | B08 | B07 | B06 | B05 | B04 | B03 | B02 | B01 | B00 |
|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Ρ   |     |     | MSG_ID |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| ſ | Field  | Bits   | Description               |  |
|---|--------|--------|---------------------------|--|
| ſ | Р      | 15     | Parity bit                |  |
|   | MSG_ID | 14: 10 | Message Identifier: 10000 |  |

### Read message

| B15             | B14    | B13 | B12 | B11     | B10   | B09            | B08 | B07 | B06 | B05 | B04     | B03 | B02 | B01 | B00 |
|-----------------|--------|-----|-----|---------|---|----------------|-----|-----|-----|-----|---------|-----|-----|-----|-----|
| Р               | Fmsg   | х   | х   | x       | х   | x AD_RST3<9:0> |     |     |     |     |         |     |     |     |     |
|                 | Field  |     | В   | its     | Description   |                |     |     |     |     |         |     |     |     |     |
| P 15 Parity bit |        |     |     |         |   |                |     |     |     |     |         |     |     |     |     |
|                 |        |     |     | 14      | Bit = 0 Parity bit is correct. Previous transfer was valid.                 |                |     |     |     |     |         |     |     |     |     |
|                 | Fmsg 1 |     |     |         | Bit = 1 Parity bit is not correct. Error detected during previous transfer. |                |     |     |     |     |         |     |     |     |     |
| AD_RST3<9:0>    |        |     | 09  | 4.(1(1) | 10-bit ADC<br>ADIN3   | of             |     |     |     | AD. | _RST3<9 | :0> |     |     |     |

# 7 Typical Applications

# 7.1 Application Diagrams

This section presents a typical Industrial applications schematic using SB0410, as shown in Figure 14.





Figure 14. Industrial Valves and Pump Control Unit Simplified Diagram

# 8 Packaging


# 8.1 Package Mechanical Dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.freescale.com and perform a keyword search for the drawing's document number.

| Package  | Suffix | Package Outline Drawing Number |
|--|--------|--------------------------------|
| 7 x 7, 48-Pin LQFP Exposed Pad, with 0.5 mm pitch, and a 4.5 x 4.5 exposed pad | AE     | 98ASA00173D                    |



| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA                  | LOUTLINE     | PRINT VERSION NO | DT TO SCALE |
|---|----------------------------|--------------|------------------|-------------|
| TITLE:  |                            | DOCUMENT NO  | ): 98ASA00173D   | REV: A      |
|   | 48 LEAD LQFP, 7X7X1.4 PKG, |              |                  | 30 JUN 2011 |
| 0.5 PITCH, 4.5X4.5 EXPC                                 | ISEU PAD                   | STANDARD: JE | DEC MS-026 BBC   |             |



| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA | L OUTLINE    | PRINT VERSION NO        | DT TO SCALE |  |  |
|---|-----------|--------------|-------------------------|-------------|--|--|
| TITLE:  |           | DOCUMENT NO  | OCUMENT NO: 98ASA00173D |             |  |  |
| 48 LEAD LQFP, 7X7X1.                                    | ,         | CASE NUMBER  | R: 2003–02              | 30 JUN 2011 |  |  |
| 0.5 PITCH, 4.5X4.5 EXPC                                 | ISED PAD  | STANDARD: JE | EDEC MS-026 BBC         |             |  |  |

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSION TO BE DETERMINED AT SEATING PLANE C.
- 5 THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.
- A THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1MM AND 0.25MM FROM THE LEAD TIP.
- 9. HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA                  | LOUTLINE     | PRINT VERSION NO | DT TO SCALE |
|---|----------------------------|--------------|------------------|-------------|
| TITLE:  |                            | DOCUMENT NO  | ): 98ASA00173D   | REV: A      |
|   | 48 LEAD LQFP, 7X7X1.4 PKG, |              |                  | 30 JUN 2011 |
| 0.5 PITCH, 4.5X4.5 EXPC                                 | ISED PAD                   | STANDARD: JE | DEC MS-026 BBC   |             |

# 9 Revision History

| Revision   | Revision Date Description of Changes |  |  |  |
|--|--------------------------------------|--|--|--|
| 1.0  | 1.011/2014• Initial release          |  |  |  |
| 2.0  | 4/2015                               | <ul> <li>Changed document status to Advance Information.</li> <li>Changed MC to PC in Orderable Part Variations</li> </ul> |  |  |
|  | 5/2015                               | Updated document title   |  |  |
| 3.0         5/2015         • Updated <u>Table 21, Table 30, Table 32, and Table 33</u> |                                      |  |  |  |



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and the SafeAssure logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2015 Freescale Semiconductor, Inc.

Document Number: MC34SB0410 Rev. 3.0 5/2015

