# Dual Per-Pin Parametric Measurement Units 

## General Description

The MAX9951/MAX9952 dual parametric measurement units (PMUs) feature a small package size, wide force and measurement range, and high accuracy, making the devices ideal for automatic test equipment (ATE) and other instrumentation that requires a PMU per pin or per site.
The MAX9951/MAX9952 force or measure voltages in the -2 V to +7 V through -7 V to +13 V ranges, dependent upon the supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ ). The devices handle supply voltages of up to +30 V (VCC to $\mathrm{V}_{\mathrm{EE}}$ ) and a 20 V device-under-test (DUT) voltage swing at full current. The MAX9951/MAX9952 also force or measure currents up to $\pm 64 \mathrm{~mA}$ with a lowest full-scale range of $\pm 2 \mu \mathrm{~A}$. Integrated support circuitry facilitates use of an external buffer amplifier for current ranges greater than $\pm 64 \mathrm{~mA}$.
A voltage proportional to the measured output voltage or current is provided at the MSR_ output. Integrated comparators, with externally set voltage thresholds, provide detection for both voltage and current levels. The MSR_ and comparator outputs can be placed in a high-impedance state. Separate FORCE and SENSE connections are short-circuit protected for voltages from (VEE - 0.3V) to (VCC +0.3 V ). The FORCE output also features a low-leakage, high-impedance state.
Integrated voltage clamps limit the force output to levels set externally. The force-current or the measure-current voltage can be offset -0.2 V to +4.4 V (IOS). This feature allows for the centering of the control or measured signal within the external DAC or ADC range.
The MAX9951D/MAX9952D feature an integrated $10 \mathrm{k} \Omega$ force-sense resistor between FORCE_ and SENSE_. The MAX9951F/MAX9952F have no internal force-sense resistor. These devices are available in a 64-pin, 10 mm $\times 10 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch TQFP package with an exposed $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ die pad on the top (MAX9951) or the bottom (MAX9952) of the package for efficient heat removal. The exposed pad is internally connected to VEE. The MAX9951/MAX9952 are specified over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## Applications

Memory Testers
VLSI Testers
System-on-a-Chip Testers
Structural Testers

Features

- Force Voltage/Measure Current (FVMI)
- Force Current/Measure Voltage (FIMV)
- Force Voltage/Measure Voltage (FVMV)
- Force Current/Measure Current (FIMI)
- Force Nothing/Measure Voltage (FNMV)
- Force Nothing/Measure Current (FNMI, Range E Only)
- Termination/Measure Current
- Termination/Measure Voltage
- Five Programmable Current Ranges
$\pm 2 \mu \mathrm{~A}$
$\pm 20 \mu \mathrm{~A}$
$\pm 200 \mu \mathrm{~A}$
$\pm 2 \mathrm{~mA}$
$\pm 64 \mathrm{~mA}$
- 2 V to +7 V Through -7 V to +13 V Input-Voltage Range
- Force-Current/Measure-Current AdjustableVoltage Offset (IOS)
- Programmable Voltage Clamps at Force Output
- Low-Leakage, High-Impedance Measure, and Force States
- 3-Wire Serial Interface
- Low 6mA (max) Quiescent Current per PMU

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :--- | :--- | :--- | :--- |
| MAX9951DCCB | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 64 TQFP-EPR | C64E-6 |
| MAX9951FCCB $^{\star}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 64 TQFP-EPR | $\mathrm{C} 64 \mathrm{E}-6$ |
| MAX9952DCCB | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 64 TQFP-EP | $\mathrm{C} 64 \mathrm{E}-9 \mathrm{R}$ |
| MAX9952FCCB | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 64 TQFP-EP | $\mathrm{C} 64 \mathrm{E}-9 \mathrm{R}$ |

*Future product-contact factory for availability.
Selector Guide

| PART | DESCRIPTION |
| :---: | :--- |
| MAX9951DCCB | Internal 10k $\Omega$ force-sense resistor |
| MAX9951FCCB | External force-sense resistor |
| MAX9952DCCB | Internal 10k $\Omega$ force-sense resistor |
| MAX9952FCCB | External force-sense resistor |

Pin Configurations appear at end of data sheet.

## Dual Per-Pin Parametric Measurement Units

## ABSOLUTE MAXIMUM RATINGS



| A MAX9951_CCB | $+8^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| ӨJc MAX9951_CCB .................................................. $+2^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| ӨJA MAX9952_CCB ................................................ $+23^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Өjc MAX9952_CCB .................................................. $2^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Junction Temperature ............................................... $+150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range ..........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range (commercial) ....... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Lead Temperature (sold | $+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+12 \mathrm{~V}, \mathrm{~V}_{E E}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORCE VOLTAGE |  |  |  |  |  |  |  |
| Force Input Voltage Range | VINo_, <br> VIN1_ |  |  | $V_{\text {EE }}+2.5$ |  | VCC-2.5 | V |
| Forced Voltage | V ${ }_{\text {dut }}$ | DUT current at full scale | $\mathrm{V}_{\mathrm{C}} \mathrm{C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}$ | -2 |  | +7 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+18 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ | -7 |  | +13 |  |
|  |  | DUT current $=0$ |  | $\mathrm{V}_{\mathrm{EE}}+2.5$ |  | VCC- 2.5 |  |
| Input Bias Current |  |  |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| Forced-Voltage Offset | VFOS |  |  | -25 |  | +25 | mV |
| Forced-Voltage-Offset Temperature Coefficient |  |  |  |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Forced-Voltage Gain Error | VfGE | Nominal gain of +1 |  | -1 | 0.005 | +1 | \% |
| Forced-Voltage-Gain Temperature Coefficient |  |  |  |  | $\pm 10$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Forced-Voltage Linearity Error | $V_{\text {FLER }}$ | Gain and offset errors calibrated out (Notes 2, 3) |  | -0.02 |  | +0.02 | \%FSR |
| MEASURE CURRENT |  |  |  |  |  |  |  |
| Measure-Current Offset | 1 mOS | (Note 2) |  | -1 |  | +1 | \%FSR |
| Measure-Current-Offset Temperature Coefficient |  |  |  | $\pm 20$ |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Measure-Current Gain Error | IMGE | (Note 4) |  | -1 |  | +1 | \% |
| Measure-Current-Gain Temperature Coefficient |  |  |  | $\pm 20$ |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Linearity Error | ImLER | Gain and offset errors calibrated out (Notes 2, 3, 5) |  | -0.02 |  | +0.02 | \%FSR |

## Dual Per-Pin Parametric Measurement Units

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Measure-Output-Voltage Range Over Full-Current Range | VMSR | $\mathrm{V}_{\text {IOS }}=\mathrm{V}_{\text {DUTGND }}$ | -4 |  | +4 | V |
|  |  | $\mathrm{V}_{\text {IOS }}=4 \mathrm{~V}+\mathrm{V}_{\text {DUTGND }}$ | 0 |  | +8 |  |
| Current-Sense Amp Offset-Voltage Input | VIOS | Relative to VDUtGND | -0.2 |  | +4.4 | V |
| Rejection of OutputMeasure Error Due to Common-Mode Sense Voltage | CMVRLER | (Notes 4 and 6) |  | +0.001 | +0.007 | \%FSR/V |
| Measure-Current Range |  | Range E, R_E = 500k $\Omega$ | -2 |  | +2 | $\mu \mathrm{A}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | -20 |  | +20 |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | -200 |  | +200 |  |
|  |  | Range B, R_B = 500 $\Omega$ | -2 |  | +2 | mA |
|  |  | Range A, R_A $=15.6 \Omega$ | -64 |  | +64 |  |
| FORCE CURRENT |  |  |  |  |  |  |
| Input Voltage Range for Setting Forced Current Over Full Range | VINo_, VIN1_ | $\mathrm{V}_{\text {IOS_ }}=\mathrm{V}_{\text {DUTGND }}$ | -4 |  | +4 | V |
|  |  | $\mathrm{V}_{\text {IOS }}=4 \mathrm{~V}+\mathrm{V}_{\text {DUTGND }}$ | 0 |  | +8 |  |
| Current-Sense Amp Offset-Voltage Input | VIOS | Relative to V ${ }_{\text {dutGnd }}$ | -0.2 |  | +4.4 | V |
| IOS_ Input Bias Current |  |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| Forced-Current Offset |  | (Note 2) | -1 |  | +1 | \%FSR |
| Forced-Current-Offset Temperature Coefficient |  |  |  | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Forced-Current Gain Error |  | (Note 4) | -1 |  | +1 | \% |
| Forced-Current-Gain Temperature Coefficient |  |  |  | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Forced-Current Linearity Error | If FLER | Gain and offset errors calibrated out (Notes 2, 3, 5) | -0.02 |  | +0.02 | \%FSR |
| Rejection of Output Error Due to Common-Mode Load Voltage | CMRIoer | (Notes 4 and 6) |  | +0.001 | +0.007 | \%FSR/V |
| Forced-Current Range |  | Range E, R_E = 500k $\Omega$ | -2 |  | +2 | $\mu \mathrm{A}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | -20 |  | +20 |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | -200 |  | +200 |  |
|  |  | Range B, R_B $=500 \Omega$ | -2 |  | +2 | mA |
|  |  | Range A, R_A = 15.6 | -64 |  | +64 |  |

## Dual Per-Pin Parametric Measurement Units

DC ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{C C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEASURE VOLTAGE |  |  |  |  |  |  |  |
| Measure-Voltage-Offset | $\mathrm{V}_{\text {MOS }}$ |  |  | -25 |  | +25 | mV |
| Measure-Voltage-Offset Temperature Coefficient |  |  |  |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Error | VMGER | Nominal gain of +1 |  | -1 | $\pm 0.005$ | +1 | \% |
| Measure-Voltage-Gain Temperature Coefficient |  |  |  | $\pm 10$ |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Measure-Voltage Linearity Error | $\mathrm{V}_{\text {MLER }}$ | Gain and offset errors calibrated out (Notes 2, 3, 5) |  | -0.02 |  | +0.02 | \%FSR |
| Measure-Output-Voltage | VMSR | DUT current at full scale | $V_{C C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}$ | -2 |  | +7 | V |
| Range Over Full DUT |  |  | $V_{C C}=+18 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ | -7 |  | +13 |  |
| Voltage |  | DUT current $=0$ |  | $V_{E E}+2.5$ |  | $\mathrm{V}_{\text {CC }}-2.5$ |  |
| FORCE OUTPUT |  |  |  |  |  |  |  |
| Off-State Leakage Current |  |  |  | -1 |  | +1 | nA |
| Short-Circuit Current Limit | ILIM- |  |  | -92 |  | -65 | mA |
|  | ILIM + |  |  | +65 |  | +92 |  |
| Force-to-Sense Resistor | RFS | D option only |  | 8 | 10 | 12 | k $\Omega$ |
| SENSE INPUT |  |  |  |  |  |  |  |
| Input Voltage Range |  |  |  | $V_{E E}+2.5$ |  | $\mathrm{V}_{\text {CC }}-2.5$ | V |
| Leakage Current |  | F option only |  | -1 |  | +1 | nA |
| COMPARATOR INPUTS |  |  |  |  |  |  |  |
| Input Voltage Range |  |  |  | $V_{E E}+2.5$ |  | $V_{\text {cc }}-2.5$ | V |
| Offset Voltage |  |  |  | -25 |  | +25 | mV |
| Input Bias Current |  |  |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| VOLTAGE CLAMPS |  |  |  |  |  |  |  |
| Input Control Voltage | VCLLO_, <br> VCLHI_ |  |  | $V_{E E}+2.4$ |  | $V_{\text {cC }}-2.4$ | V |
| Clamp Voltage Accuracy |  | (Note 7) |  | -100 |  | +100 | mV |
| DIGITAL INPUTS |  |  |  |  |  |  |  |
| Input High Voltage (Note 8) | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V}$ |  | +3.5 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ |  | +2.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{L}}=2.5 \mathrm{~V}$ |  | +1.7 |  |  |  |
| Input Low Voltage (Note 8) | VIL | $\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V}$ or 3.3 V |  | +0.8 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{L}}=2.5 \mathrm{~V}$ |  | +0.7 |  |  |  |
| Input Current | IIN |  |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  |  | 3.0 |  | pF |

## Dual Per-Pin Parametric Measurement Units

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPARATOR OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | V OH | $\mathrm{V}_{\mathrm{L}}=+2.375 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{RPUP}=1 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{L}}-0.2$ |  |  | V |
| Output Low Voltage | VOL | $\mathrm{V}_{\mathrm{L}}=+2.375 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{RPUP}=1 \mathrm{k} \Omega$ |  |  | +0.4 | V |
| High-Impedance-State Leakage Current |  |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| High-Impedance-State Output Capacitance |  |  |  | 6.0 |  | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | $\text { IOUT }=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}=+2.375 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text {, }$ relative to DGND | VL-0.25 |  |  | V |
| Output Low Voltage | Vol | $\text { IOUT }=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}=+2.375 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text {, }$ relative to DGND |  |  | +0.2 | V |
| POWER SUPPLY |  |  |  |  |  |  |
| Positive Supply | VCC | (Note 1) | +10 | +12 | +18 | V |
| Negative Supply | VEE | (Note 1) | -15 | -7 | -5 | V |
| Total Supply Voltage | $V_{C C}-V_{E E}$ | (Note 9) |  |  | +30 | V |
| Logic Supply | VL |  | +2.375 |  | +5.5 | V |
| Positive Supply Current | IcC | No load, clamps enabled |  |  | 10.0 | mA |
| Negative Supply Current | IEE | No load, clamps enabled |  |  | 10.0 | mA |
| Logic Supply Current | IL | No load, all digital inputs at rails |  |  | 1.2 | mA |
| Analog Ground Current | IAGND | No load, clamps enabled |  | 0.9 |  | mA |
| Digital Ground Current | IDGND | No load, all digital inputs at rails |  | 1.4 |  | mA |
| Power-Supply Rejection |  | 1 MHz , measured at force output |  | 20 |  |  |
| Ratio |  | 60 Hz , measured at force output |  | 85 |  |  |

## Dual Per-Pin Parametric Measurement Units

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{C} C \mathrm{M}=120 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $T_{A}=T_{\text {MAX }}$ are guaranteed by design and characterization. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORCE VOLTAGE (Notes 10, 11) |  |  |  |  |  |  |
| Settling Time |  | Range E, R_E = 500k $\Omega$ |  | 150 |  | $\mu \mathrm{s}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ |  | 50 |  |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ |  | 20 | 30 |  |
|  |  | Range B, R_B $=500 \Omega$ |  | 20 |  |  |
|  |  | Range A, R_A $=15.6 \Omega$ |  | 25 |  |  |
| FORCE VOLTAGE/MEASURE CURRENT (Notes 10, 11) |  |  |  |  |  |  |
| Settling Time |  | Range E, R_E = 500k $\Omega$ |  | 500 |  | $\mu \mathrm{s}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ |  | 100 |  |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ |  | 30 | 55 |  |
|  |  | Range B, R_B $=500 \Omega$ |  | 25 |  |  |
|  |  | Range A, R_A $=15.6 \Omega$ |  | 25 |  |  |
| Range Change Switching |  | In addition to force-voltage and measure-current settling times, range $A$ to range $B, R \_A=15.6 \Omega$, R_B $=500 \Omega$ |  | 12 |  | $\mu \mathrm{s}$ |
| FORCE CURRENT/MEASURE VOLTAGE (Notes 10, 11) |  |  |  |  |  |  |
| Settling Time |  | Range E, R_E = 500k $\Omega$ |  | 2500 |  | $\mu \mathrm{s}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ |  | 350 |  |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ |  | 30 | 60 |  |
|  |  | Range B, R_B $=500 \Omega$ |  | 25 |  |  |
|  |  | Range A, R_A $=15.6 \Omega$ |  | 25 |  |  |
| Range Change Switching |  | In addition to force-current and measure-voltage settling times, range $A$ to range $B, R \_A=15.6 \Omega$, R_B $=500 \Omega$ |  | 12 |  | $\mu \mathrm{s}$ |
| SENSE INPUT TO MEASURE OUTPUT PATH |  |  |  |  |  |  |
| Propagation Delay |  | CLMSR $=100 \mathrm{pF}$ |  | 0.2 |  | $\mu \mathrm{s}$ |
| MEASURE OUTPUT |  |  |  |  |  |  |
| Maximum Stable Load Capacitance |  |  | 1000 |  |  | pF |
| COMPARATORS (CLCOMP $=20 \mathrm{pF}, \mathrm{RPUP}=1 \mathrm{k} \Omega$ ) |  |  |  |  |  |  |
| Propagation Delay |  | 50 mV overdrive, $1 \mathrm{VP-P}$, measured from inputthreshold zero crossing to $50 \%$ of output voltage (Note 12) |  | 75 |  | ns |
| Rise Time |  | 20\% to 80\% |  | 60 |  | ns |
| Fall Time |  | 80\% to 20\% |  | 5 |  | ns |
| SERIAL PORT ( $\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{C}_{\text {DOUT }}=10 \mathrm{pF}$ ) |  |  |  |  |  |  |
| Serial Clock Frequency | fSCLK | (Note 13) |  |  | 20 | MHz |
| SCLK Pulse-Width High | tch |  | 12 |  |  | ns |
| SCLK Pulse-Width Low | tCL |  | 12 |  |  | ns |

## Dual Per-Pin Parametric Measurement Units

## AC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{C} C \mathrm{M}=120 \mathrm{pF}, \mathrm{CL}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Specifications at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MAX }}$ are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Fall to DOUT Valid | tDO |  |  |  | 22 | ns |
| $\overline{\mathrm{CS}}$ Low to SCLK High Setup | tcSSo |  | 10 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | tCSH1 |  | 22 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | tCSHO |  | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to SCLK High Setup | tcSS1 |  | 5 |  |  | ns |
| DIN to SCLK High Setup | tDS |  | 10 |  |  | ns |
| DIN to SCLK High Hold | tD ${ }^{\text {d }}$ | (Note 12) | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width High | tcswh |  | 10 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse-Width Low | tcSWL |  | 10 |  |  | ns |
| LOAD Pulse-Width Low | tLDW |  | 20 |  |  | ns |
| $V_{D D}$ High to $\overline{C S}$ Low (Power-Up) |  | (Note 12) |  |  | 500 | ns |

Note 1: The device operates properly with different supply voltages with equally different voltage swings.
Note 2: Interpret errors expressed in terms of \%FSR (percent of full-scale range) as a percentage of the end-point-to-end-point range, i.e., for the $\pm 64 \mathrm{~mA}$ range, the full-scale range $=128 \mathrm{~mA}$, and a $1 \%$ error $=1.28 \mathrm{~mA}$.
Note 3: Case must be maintained $\pm 5^{\circ} \mathrm{C}$ for linearity specifications.
Note 4: Tested in range C.
Note 5: Current linearity specifications are maintained to within 700 mV of the clamp voltages when the clamps are enabled.
Note 6: Specified as the percent of full-scale range change at the output per volt change in the DUT voltage.
Note 7: VCLLO_ and $V_{C L H I}$ should differ by at least 700 mV .
Note 8: $\quad$ The digital interface accepts $+5 \mathrm{~V},+3.3 \mathrm{~V}$, and +2.5 V CMOS logic levels. The voltage at $\mathrm{V}_{\mathrm{L}}$ adjusts the threshold.
Note 9: Guaranteed by design
Note 10: Settling times are to $0.1 \%$ of FSR. Cx_ $=60 \mathrm{pF}$.
Note 11: All settling times are specified using a single compensation capacitor (Cx_) across all current-sense resistors. Use an individual capacitor across each sense resistor for better performance across all current ranges, particularly the lower ranges.
Note 12: The propagation delay time is only guaranteed over the force-voltage output range. Propagation delay is measured by holding $V_{S E N S E}$ steady and transitioning THMAX_ or THMIN_.
Note 13: Maximum serial clock frequency may diminish at $\mathrm{V}_{\mathrm{L}}<+3.3 \mathrm{~V}$.

## Dual Per-Pin Parametric Measurement Units

 $(\mathrm{VCC}=+12 \mathrm{~V}$
$500 \Omega, \mathrm{R}_{\mathrm{L}}=$
$\left.=+25^{\circ} \mathrm{C}.\right)$
$\overline{(V C C}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-7 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{CM}}=120 \mathrm{pF}, \mathrm{C}_{C X}=60 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}$ to +2.5 V , range $\mathrm{A}: \mathrm{R}_{-} \mathrm{A}=15.6 \Omega, \mathrm{R}_{\mathrm{L}}=70.3 \Omega$; range $\mathrm{B}: \mathrm{R}_{-} \mathrm{B}=$
$500 \Omega, \mathrm{R}_{\mathrm{L}}=2.25 \mathrm{k} \Omega$; range $\mathrm{C}: \mathrm{R}_{-} \mathrm{C}=5 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=22.5 \mathrm{k} \Omega$; range $\mathrm{D}: \mathrm{R}_{-} \mathrm{D}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=225 \mathrm{k} \Omega$; range $\mathrm{E}: \mathrm{R}_{-} \mathrm{E}=500 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=2.25 \mathrm{M} \Omega, \mathrm{T}_{\mathrm{A}}$


$20 \mu \mathrm{~s} / \mathrm{div}$


TRANSIENT RESPONSE
FVMI MODE, RANGE E


TRANSIENT RESPONSE
FIMI MODE, RANGE D


100 $\mu \mathrm{s} / \mathrm{div}$


## Dual Per-Pin Parametric Measurement Units

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- | :--- |
| MAX9951 | MAX9952 |  |  |
| 1 | 48 | SENSEA | PMU-A Sense Input. A Kelvin connection to the DUT. Provides the feedback signal in FVMI <br> mode and the measured signal in FIMV mode for PMU-A. |
| 2 | 47 | FORCEA | PMU-A Driver Output. Forces a current or voltage to the DUT for PMU-A. |
| 3 | 46 | CCA | PMU-A Compensation Capacitor Connection. Provides compensation for the PMU-A main <br> amplifier. Connect a 120pF capacitor from CCA to CCOMA. |
| 5,15, <br> 34,44 | 5,15, <br> 34,44 | VEE | Negative Analog-Supply Input |

SPI is a trademark of Motorola, Inc.

## Dual Per-Pin Parametric Measurement Units

## Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX9951 | MAX9952 |  |  |
| 27 | 22 | SCLK | Serial-Clock Input. SCLK accepts external clock frequencies up to 20MHz. |
| 28 | 21 | $\overline{\mathrm{CS}}$ | Chip-Select Input. Force $\overline{\mathrm{CS}}$ low to enable the serial interface. |
| 29 | 20 | INSELB | Input Select PMU-B. INSELB is a logic input that selects between INOB and IN1B. Force INSELB low to select INOB. INSELB is OR'ed with control register bit INMODEB. |
| 30 | 19 | HI-ZB | MSRB Tri-State Control Input. A logic-low places MSRB in a high-impedance state. |
| 31 | 18 | $\overline{\text { DUTHB }}$ | PMU-B Window Comparator Higher Comparator Output. A high output indicates that the sensed voltage at the window comparator is below VTHMAXB. $\overline{\text { DUTHB }}$ is an open-drain output. |
| 32 | 17 | $\overline{\text { DUTLB }}$ | PMU-B Window Comparator Lower Comparator Output. A high output indicates that the sensed voltage at the window comparator is above $\mathrm{V}_{\text {THMINB. }}$. $\overline{\text { DUTLB }}$ is an open-drain output. |
| 33 | 16 | EXTSELB | PMU-B External Current-Range Selector. Selects the external current range for PMU-B. |
| 36 | 13 | RBX | PMU-B Current-Range Sense-Resistor Connection. Connects to the external current-range sense resistor for PMU-B. |
| 37 | 12 | RBE | PMU-B Range E Setting Resistor Connection |
| 38 | 11 | RBD | PMU-B Range D Setting Resistor Connection |
| 39 | 10 | RBC | PMU-B Range C Setting Resistor Connection |
| 40 | 9 | RBB | PMU-B Range B Setting Resistor Connection |
| 41 | 8 | RBA | PMU-B Range A Setting Resistor Connection |
| 42 | 7 | RBAS | PMU-B Range A Setting Resistor-Sense Connection |
| 43 | 6 | CCOMB | Common Connection of CMB and CXB for PMU-B |
| 46 | 3 | CCB | PMU-B Compensation Capacitor Connection. Provides compensation for the PMU-B main amplifier. Connect a 120pF capacitor from CCB to CCOMB. |
| 47 | 2 | FORCEB | PMU-B Driver Output. Forces a current or voltage to the DUT for PMU-B. |
| 48 | 1 | SENSEB | PMU-B Sense Input. A Kelvin connection to the DUT. Provides the feedback signal in FVMI mode and the measured signal in FIMV mode for PMU-B. |
| 49 | 64 | THMAXB | PMU-B Window Comparator Upper Threshold Voltage Input. Sets the upper voltage threshold for the PMU-B window comparator. |
| 50 | 63 | THMINB | PMU-B Window Comparator Lower Threshold Voltage Input. Sets the lower voltage threshold for the PMU-B window comparator. |
| 51 | 62 | CLHIB | PMU-B Upper-Clamp Voltage Input. Sets the upper-clamp voltage level. |
| 52 | 61 | CLLOB | PMU-B Lower-Clamp Voltage Input. Sets the lower-clamp voltage level. |
| 53 | 60 | INOB | Force-Threshold Current Input for PMU-B. Sets the forced voltage in FV mode or the forced current in FI mode. |
| 54 | 59 | IN1B | Force-Threshold Voltage Input for PMU-B. Sets the forced voltage in FV mode or the forced current in FI mode |

# Dual Per-Pin Parametric Measurement Units 

Pin Description (continued)

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX9951 | MAX9952 |  |  |
| 55 | 58 | MSRB | PMU-B Measurement Output. Provides a voltage equal to the SENSE voltage in FIMV mode, <br> and provides a voltage proportional to the DUT current in FVMI mode for PMU-B. Force HI-ZB <br> low to place MSRB in a high-impedance state. |
| 56 | 57 | AGND | Analog Ground |
| 57 | 56 | IOS | Offset-Voltage Input. Sets an offset voltage for the internal current-sense amplifiers of both <br> channels. |
| 58 | 55 | MSRA | PMU-A Measurement Output. Provides a voltage equal to the SENSE voltage in FIMV mode, <br> and provides a voltage proportional to the DUT current in FVMI mode for PMU-A. Force HI-ZA <br> low to place MSRA in a high-impedance state. |
| 59 | 54 | IN1A | Force-Threshold Voltage Input for PMU-A. Sets the forced voltage in FV mode or the forced <br> current in FI mode. |
| 60 | 53 | INOA | Force-Threshold Current Input for PMU-A. Sets the forced voltage in FV mode or the forced <br> current in FI mode. |
| 61 | 52 | CLLOA | PMU-A Lower-Clamp Voltage Input. Sets the lower-clamp voltage level. |
| 62 | 51 | CLHIA | PMU-A Upper-Clamp Voltage Input. Sets the upper-clamp voltage level. |
| 63 | 50 | THMINA | PMU-A Window Comparator Lower Threshold Voltage Input. Sets the lower voltage threshold for <br> the PMU-A window comparator. |
| 64 | 49 | THMAXA | PMU-A Window Comparator Upper Threshold Voltage Input. Sets the upper voltage threshold <br> for the PMU-A window comparator. |

## Dual Per-Pin Parametric Measurement Units



# Dual Per-Pin Parametric Measurement Units 

## Detailed Description

The MAX9951/MAX9952 force or measure voltages in the -2 V to +7 V through -7 V to +13 V ranges, dependent upon the supply voltage range ( $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ ). These devices also force or measure currents up to $\pm 64 \mathrm{~mA}$, with a lowest full-scale range of $\pm 2 \mu \mathrm{~A}$. Use an external buffer amplifier for current ranges greater than $\pm 64 \mathrm{~mA}$.
MSR_ presents a voltage proportional to the measured voltage or current. Place MSR_ in a low-leakage, highimpedance state by forcing $\overline{\mathrm{HI}-Z_{-}}$low. Integrated comparators with externally programmable voltage thresholds provide "too low" (DUTL_) and "too high" (DUTH_) voltage-monitoring outputs. Each comparator output features a selectable high-impedance state. The devices feature separate FORCE_ and SENSE_ connections and are fully protected against short circuits. The FORCE_ output has two voltage clamps, negative (CLLO_) and positive (CLHI_), to limit the voltage to externally provided levels. Two control-voltage inputs, selected independently of the PMU mode, allow for greater flexibility.

## Serial Interface

The MAX9951/MAX9952 use a standard 3-wire SPI/QSPITM/MICROWIRE ${ }^{\text {TM }}$-compatible serial port. Once the input data register fills, the data becomes available at DOUT MSB first. This data output allows for daisy-chaining multiple devices. Figures 1, 2, and 3 show the serial interface timing diagrams.

## Serial Port Operation

The serial interface has two ranks (Figure 4). Each PMU has an input register that loads from the serial port shift register. Each PMU also has a PMU register that loads from the input register. Data does not affect the PMU until it reaches the PMU register. This register configuration permits loading of the PMU data into the input register at one time and then latching the input register data into the PMU register later, at which time the PMU function changes accordingly. The register configuration also provides the ability to change the state of the PMU asynchronously, with respect to the loading of that PMU's data into the serial port. Thus, the PMU easily updates simultaneously with other PMUs or other devices.


Figure 1. Serial Port Timing with Asynchronous Load

QSPI is a trademark of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

## Dual Per-Pin Parametric Measurement Units



Figure 2. Serial Port Timing with Synchronous Load


Figure 3. Detailed Serial Port Timing Diagram

## Dual Per-Pin Parametric Measurement Units



Figure 4. Dual PMU Serial Port Block Diagram

Use $\overline{\text { LOAD }}$ to asynchronously load all input registers into the PMU registers. If LOAD remains low when data latches into an input register, the data also transfers to the PMU register.

## Bit Order

The MAX9951/MAX9952 use the bit order, MSB first in and first out, as shown in Table 1.

## PMU Control

Programming both PMUs with the same data requires a 16-bit word. Programming each PMU with separate data requires two 16-bit words.
The address bits specify which input registers the shiftregister loads. Table 2 describes the function of the address bits.
Bits C 1 and C 2 specify how the data loads into the second rank PMU registers. These 2 control bits serve a similar function as the LOAD input. The specified actions occur when $\overline{\mathrm{CS}}$ goes high, whereas the $\overline{\mathrm{LOAD}}$ input loads the PMU register at anytime. When either C1 or C2 is low, the corresponding PMU register is transparent. Table 3 describes the function of the 2 control bits.
The NOP operation requires $\mathrm{A} 1=\mathrm{A} 2=\mathrm{C} 1=\mathrm{C} 2=0$. In this case, the data transfers through the shift register without changing the state of the device.

Table 1. Bit Order

| BIT | BIT NAME |
| :---: | :---: |
| $0(\mathrm{LSB})$ | INMODE |
| 1 | FMODE |
| 2 | MMODE |
| 3 | RS2 |
| 4 | RS1 |
| 5 | RS0 |
| 6 | CLENABLE |
| 7 | HI-ZFORCE |
| 8 | $\overline{\text { HI-ZMSR }}$ |
| 9 | $\overline{\text { DISABLE }}$ |
| 10 | B2 |
| 11 | B1 |
| 12 | A2 |
| 13 | A1 |
| 14 | C2 |
| $15(M S B)$ | C1 |

Table 2. Address Bit

| (BIT 12) <br> $\mathbf{A 2}$ | (BIT 13) <br> $\mathbf{A 1}$ | OPERATION |
| :---: | :---: | :--- |
| 0 | 0 | Do not update any input register (NOP). |
| 0 | 1 | Only update input register A. |
| 1 | 0 | Only update input register B. |
| 1 | 1 | Update both input registers with the same <br> data. |

## Table 3. Control Bit

| (BIT 14) <br> C2 | (BIT 15) <br> C1 | OPERATION |
| :---: | :---: | :--- |
| 0 | 0 | Data stays in input register. |
| 0 | 1 | Transfer PMU-A input register to PMU <br> register. |
| 1 | 0 | Transfer PMU-B input register to PMU <br> register. |
| 1 | 1 | Transfer both input registers to the PMU <br> registers. |

## Dual Per-Pin Parametric Measurement Units

$\mathrm{C} 1=\mathrm{C} 2=0$ allows for data transfer from the shift register to the input register without transferring data to the PMU register (unless LOAD is low). This permits the latching of data into the PMU register at a later time by $\overline{\text { LOAD }}$ or subsequent command. Table 4 summarizes the possible control and address bit combinations. When asynchronously latching only one PMU's data, the input register of the other PMU maintains the same data. Therefore, loading both PMU registers would update the one PMU with new data while the other PMU remains in its current state.

## Mode Selection

Four bits from the control word select between the various force-measure modes of operation. INMODE selects between the two input analog control voltages. FMODE selects whether the PMU forces a voltage or a current. MMODE selects whether the DUT current or DUT voltage is directed to MSR_. HI-ZFORCE places the driver amplifier in a high-output-impedance state. Table 5 describes the various force and measure modes of operation.

## Table 4. PMU Operation Using Control and Address Bits

| BIT (12:13) |  | BIT (14:15) |  | PMU-A OPERATION | PMU-B OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | C2 | C1 |  |  |
| 0 | 0 | 0 | 0 | NOP: data just passes through |  |
| 0 | 0 | 0 | 1 | Transfer PMU register A from input register A. | NOP. |
| 0 | 0 | 1 | 0 | NOP. | Transfer PMU register B from input register B. |
| 0 | 0 | 1 | 1 | Transfer PMU register A from input register A. | Transfer PMU register B from input register B. |
| 0 | 1 | 0 | 0 | Transfer input register A from shift register. | NOP. |
| 0 | 1 | 0 | 1 | Transfer input register A and PMU register A from shift register. | NOP. |
| 0 | 1 | 1 | 0 | Transfer input register A from shift register. | Transfer PMU register B from input register B. |
| 0 | 1 | 1 | 1 | Transfer input register A and PMU register A from shift register. | Transfer PMU register B from input register B. |
| 1 | 0 | 0 | 0 | NOP. | Transfer input register B from shift register. |
| 1 | 0 | 0 | 1 | Transfer PMU register A from input register A. | Transfer input register B from shift register. |
| 1 | 0 | 1 | 0 | NOP. | Transfer input register B and PMU register B from shift register. |
| 1 | 0 | 1 | 1 | Transfer PMU register A from input register A. | Transfer input register B and PMU register B from shift register. |
| 1 | 1 | 0 | 0 | Transfer input register A from shift register. | Transfer input register B from shift register. |
| 1 | 1 | 0 | 1 | Transfer input register A and PMU register A from shift register. | Transfer input register B from shift register. |
| 1 | 1 | 1 | 0 | Transfer input register A from shift register. | Transfer input register B and PMU register B from shift register. |
| 1 | 1 | 1 | 1 | Transfer input register A and PMU register A from shift register. | Transfer input register B and PMU register B from shift register. |

# Dual Per-Pin Parametric Measurement Units 

Table 5. PMU Force-Measure Mode Selection

| (BIT 0) <br> IN MODE* | (BIT 1) <br> F MODE | (BIT 2) <br> M MODE | $\frac{(\text { BIT 7) }}{\text { HI-ZFORCE }}$ | PMU MODE | FORCE OUTPUT | MEASURE OUTPUT | ACTIVE INPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | FVMI | Voltage | IDUT | VINo |
| 1 | 0 | 1 | 1 | FVMI | Voltage | IDUT | VIN1 |
| 0 | 0 | 0 | 1 | FVMV | Voltage | V DUT | VINO |
| 1 | 0 | 0 | 1 | FVMV | Voltage | V ${ }_{\text {DUT }}$ | VIN1 |
| 0 | 1 | 1 | 1 | FIMI | Current | IDUT | VINO |
| 1 | 1 | 1 | 1 | FIMI | Current | IDUT | VIN1 |
| 0 | 1 | 0 | 1 | FIMV | Current | V DUT | VINO |
| 1 | 1 | 0 | 1 | FIMV | Current | VDUT | VIN1 |
| X | 0 | 1 | 0 | FNMI (range E only) | HighImpedance | IDUT | X |
| X | 0 | 0 | 0 | FNMV | HighImpedance | VDUT | X |
| 0 | 1 | 0 | 0 | Termination | Voltage | VDUT | VINO |
| 1 | 1 | 0 | 0 | Termination | Voltage | V ${ }_{\text {DUT }}$ | VIN1 |
| 0 | 1 | 1 | 0 | Termination | Voltage | IDUT | Vino |
| 1 | 1 | 1 | 0 | Termination | Voltage | IDUT | VIN1 |

*INSEL = 0

Table 6. Current-Range Selection

| (BIT 3) <br> RS2 | (BIT 4) <br> RS1 | (BIT 5) <br> RS0 | RANGE | NOMINAL <br> RESISTOR VALUE <br> $(\Omega)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $X$ | $\pm 2 \mu \mathrm{~A}$ | R_E $=500 \mathrm{k}$ |
| 0 | 1 | 0 | $\pm 20 \mu \mathrm{~A}$ | R_D $=50 \mathrm{k}$ |
| 0 | 1 | 1 | $\pm 200 \mu \mathrm{~A}$ | R_C $=5 \mathrm{k}$ |
| 1 | 0 | 0 | $\pm 2 \mathrm{~mA}$ | R_B $=500$ |
| 1 | $X$ | 1 | $\pm 64 \mathrm{~mA}$ | R_A $=15.6$ |
| 1 | 1 | 0 | External | - |

Table 7. MSR_Output Truth Table

| (BIT 8) $\overline{\mathbf{H I}-\overline{Z M S R}}$ | $\overline{\mathbf{H I}_{\mathbf{Z}}^{-}}$ | MSR_$_{-}$ |
| :---: | :---: | :---: |
| 1 | 1 | Measure output enabled |
| 0 | 1 | High impedance |
| 1 | 0 | High impedance |
| 0 | 0 | High impedance |

## Current-Range Selection

Three bits from the control word, RSO, RS1, and RS2, control the full-scale current range for either Fl (force current) or MI (measure current). Table 6 describes the full-scale current-range control.

## Clamp Enable

The CLENABLE bit enables the force-output-voltage clamps when high and disables the clamps when low. There is hysteresis equal to approximately $5 \%$ of the current range for clamp when serial bit 11 is 1 . For bit $11=0$, no hysteresis, but clamp voltage is less accurate.

## Measure Output High-Impedance Control

 MSR_ attains a low-leakage, high-impedance state by using the HI-ZMSR control bit, or the $\mathrm{HI}_{1}$ _ input. $\mathrm{HI}_{-}$- is internally pulled up to $\mathrm{V}_{\mathrm{L}}$ with a $1.5 \mathrm{M} \Omega$ resistor. The 2 bits are logically ANDed together to control the MSR_ output. HI-Z_ allows external multiplexing among several PMU MSR_ outputs without using the serial interface. Table 7 explains the various output modes for the MSR_ output.Digital Output (DOUT)
The digital output follows the last output of the serialshift register and clocks out on the falling edge of SCLK. DOUT serially shifts the first bit of the incoming serial data word 16.5 clock cycles later. This allows for daisy-chaining additional devices using DOUT and the same clock.

# Dual Per-Pin Parametric Measurement Units 

"Quick Load" Using Chip Select
If $\overline{\mathrm{CS}}$ goes low and then returns high without any clock activity, the data from the input registers latch into the PMU registers. This extra function is not standard for SPI/QSPI/MICROWIRE interfaces. The quick load mimics the function of $\overline{\text { LOAD }}$ without forcing $\overline{\text { LOAD }}$ low.

## Comparators

Two comparators configured as a window comparator monitor MSR_. THMAX_ and THMIN_ set the high and low thresholds that determine the window. Both outputs are open drain and share a single disable control that places the outputs in a high-impedance, low-leakage state. Table 8 describes the comparator output states of the MAX9951/MAX9952.

## Applications Information

In force-voltage ( FV ) mode, the voltage at FORCE_ is directly proportional to the input control voltage. In force-current (FI) mode, the current flowing out of FORCE_ is proportional to the input control voltage. Positive current flows out of the PMU.
In force-nothing (FN) mode, FORCE_ is high impedance. In measure-current (MI) mode, the voltage at MSR_ is directly proportional to the current exiting FORCE_. Positive current flows out of the PMU.
In measure-voltage (MV) mode, the voltage at MSR_ is directly proportional to the voltage at SENSE_

## Current-Sense-Amplifier Offset-Voltage Input

IOS is a buffered input to the current-sense amplifiers. The current-sense amplifiers convert the input control voltage (INO_ or IN1_) to the forced DUT current (FI),

Table 8. Comparator Truth Table

| $\frac{\text { (BIT 9) }}{\text { DISABLE }}$ | CONDITION | $\overline{\text { DUTH }}$ | $\overline{\text { DUTL }}$ |
| :---: | :---: | :---: | :---: |
| 0 | $X$ | High-Z | High-Z |
| 1 | $\mathrm{~V}_{\text {MSR }}>\mathrm{V}_{\text {THMAX }}$ and $\mathrm{V}_{\text {THMIN }}$ | 0 | 1 |
| 1 | $\mathrm{~V}_{\text {THMAX }}>\mathrm{V}_{\text {MSR }}>\mathrm{V}_{\text {THMIN }}$ | 1 | 1 |
| 1 | $\mathrm{~V}_{\text {THMAX }}$ and $\mathrm{V}_{\text {THMIN }}>\mathrm{V}_{\text {MSR }}$ | 1 | 0 |
| 1 | $\mathrm{~V}_{\text {THMIN }}>\mathrm{V}_{\text {MSR }}>\mathrm{V}_{\text {THMAX }}$ | 0 | 0 |

* $V_{T H M A X}>V_{\text {THMIN }}$ constitutes normal operation. This condition, however, has VTHMIN > VTHMAX and does not cause any problems with the operation of the comparators.
and convert the sensed DUT current to the MSR_ output voltage (MI). When IOS equals zero relative to DUTGND (the GND voltage at the DUT, which the levelsetting DACs and the ADC are presumed to use as a ground reference), the nominal voltage range that corresponds to $\pm$ full-scale current is -4 V to +4 V . Any voltage applied to IOS adds directly to this control input/measure output voltage range, i.e., applying +4V to IOS forces the voltage range that corresponds to $\pm$ full-scale current from 0 to +8 V .
The following equations determine the minimum and maximum currents for each current range corresponding to the input voltage or measure voltage:

$$
\begin{aligned}
\mathrm{V}_{\text {MAXCURRENT }} & =\mathrm{V}_{\text {IOS }}+4 \mathrm{~V} \\
\mathrm{~V}_{\text {MINCURRENT }} & =\mathrm{V}_{\text {IIS }}-4 \mathrm{~V}
\end{aligned}
$$

Choose IOS so the limits of MSR_ do not go closer than 2.8 V to either $\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{CC}}$. For example, with supplies of +10 V and -5 V , limit the $\mathrm{MSR}_{-}$output to -2.2 V and +7.2 V . Therefore, set IOS between +1.8 V and +3.2 V . MSR_ could clip if IOS is not within this range. Use these general equations for the limits on IOS:

$$
\begin{aligned}
& \text { Minimum } V_{I O S}=V_{E E}+6.8 V \\
& \text { Maximum } V_{I O S}=V_{C C}-6.8 V
\end{aligned}
$$

## Current Booster for Highest Current Range

 An external buffer amplifier can be used to provide a current range greater than the MAX9951/MAX9952 maximum $\pm 64 \mathrm{~mA}$ output current (Figure 5). This function operates as follows:

Figure 5. External Current Boost

# Dual Per-Pin Parametric Measurement Units 

A digital output decoded from the range select bits, EXTSEL_, indicates when to activate the booster. CCOM_ serves as an input to an external buffer through an internal $50 \Omega$ current-limit series resistor. Connect the external buffer output to the external current-sense resistor, REXT, and to R_X. Connect the other side of R_X to FORCE_. Ensure that the external switch is low leakage.

## Voltage Clamps

The voltage clamps limit FORCE_ and operate over the entire specified current range. Set the clamp voltages externally at CLHI_ and CLLO_. The voltage at FORCE_ triggers the clamps independent of the voltage at SENSE_. When enabled, the clamps function in FI mode only. Use clamp voltages of 0.7 V above and below the FORCE_ voltage range to ensure proper operation of the PMU.

## Current Limit

The FORCE_current-limiting circuitry, 92 mA (maximum), ensures a well-behaved MSR_ output for currents between the full current range and the current limits. For currents greater than the full-scale current, the MSR_ voltage is greater than +4 V , and for currents less than the full-scale current, the MSR_ voltage is less than -4 V . Additionally, serial interface bit B2 enables a range-sensitive current limit of 2.5 times the nominal current range. Table 9 shows the current-limit operation.

## Independent Control of the Feedback Switch and the Measure Switch

Two single-pole-double-throw (SPDT) switches determine the mode of operation of the PMU. One switch determines whether the sensed DUT current or DUT voltage feeds back to the input, and thus determines whether the MAX9951/MAX9952 force current or voltage. The other switch determines whether MSR_ senses the DUT current or DUT voltage.

## Table 9. Current Limit

| FMODE | RANGE | B2 <br> (BIT 10) | CURRENT LIMIT |
| :---: | :---: | :---: | :---: |
| $X$ | Any | 0 | 65 mA to 92 mA |
| 0 | A | 1 | 65 mA to 92 mA |
| 0 | $B$ | 1 | 5 mA |
| 0 | C | 1 | $500 \mu \mathrm{~A}$ |
| 0 | D | 1 | $50 \mu \mathrm{~A}$ |
| 0 | E | 1 | $5 \mu \mathrm{~A}$ |

Independent control of these switches and the HIZFORCE state permits flexible modes of operation beyond the traditional force-voltage/measure-current (FVMI) and force-current/measure-voltage (FIMV) modes. The MAX9951/MAX9952 support the following eight modes:

- FVMI
- FIMV
- FVMV
- FIMI
- FNMV
- FNMI (range E only)
- Terminate/Measure V
- Terminate/Measure I

Figure 6 shows the internal path structure for force-volt-age/measure-current mode. In force-voltage/measurecurrent mode, the current across the appropriate external sense resistor (R_A to R_E) provides a voltage at MSR_. SENSE_ samples the voltage at the DUT and feeds the buffered result back to the negative input of the voltage amplifier. The voltage at MSR_ is proportional to the FORCE_current in accordance with the following formula:

$$
\mathrm{V}_{\mathrm{MSR}_{-}}=\mathrm{I}_{\text {FORCE }} \times \text { RSENSE } \times 4
$$

Figure 7 shows the internal path structure for the force-current/measure-voltage mode. In force-current/mea-sure-voltage mode, the appropriate external sense resistor (R_A to R_E) provides a feedback voltage to


Figure 6. Force-Voltage/Measure-Current Functional Diagram

# Dual Per-Pin Parametric Measurement Units 



Figure 7. Force-Current/Measure-Voltage Functional Diagram
the inverting input of the voltage amplifier. SENSE_ samples the voltage at the DUT and provides a buffered result at MSR_.

High-Impedance States
The FORCE_, MSR_, and comparator outputs feature individual high-impedance control that places them into a high-impedance, low-leakage state. The high-impedance state allows busing of MSR_ and comparator outputs with other PMU measure and comparator outputs. The FORCE_ output high-impedance state allows for additional modes of operation as described in Table 5 and can eliminate the need for a series relay in some applications.
The FORCE_, MSR_, and comparator outputs power up in the high-impedance state.

## Input Source Selection

 Either one of two input signals, INO_ or IN1_, can control both the forced voltage and the forced current. In this case, the two input signals represent alternate forcing values that can be selected either with the serial interface or INSEL_. Alternatively, each input signal can be dedicated to control a single forcing function (i.e., voltage or current).Short-Circuit Protection FORCE_ and SENSE_ input can withstand a short to any voltage between the supply rails.


Figure 8. PMU Force-Output Capability

Mode and Range Change Transients The MAX9951/MAX9952 feature make-before-break switching to minimize glitches. The integrated voltage clamps also reduce glitching at the output.

## DUT Voltage Swing vs. DUT Current and Power-Supply Voltages

Several factors limit the actual DUT voltage that the PMU delivers:

- The overhead required by the device amplifiers and other integrated circuitry; this is typically 2.5 V from each rail independent of load.
- The voltage drop across the current-range select resistor and internal circuitry in series with the sense resistor. At full current, the combined voltage drop is typically 2.5 V .
- Variations in the power supplies.
- Variation of DUT ground vs. PMU ground.

Neglecting the effects of the third and fourth items, Figure 8 demonstrates the force-output capabilities of the PMU. For zero DUT current, the DUT voltage swings from ( $\mathrm{VEE}+2.5 \mathrm{~V}$ ) to ( $\mathrm{VCC}-2.5 \mathrm{~V}$ ). For larger positive DUT currents, the positive swing drops off linearly until it reaches (VCC - 5V) at full current. Similarly, for larger negative DUT currents, the negative voltage swing drops off linearly until it reaches $(\mathrm{VEE}+5 \mathrm{~V})$ at full current.

## Dual Per-Pin Parametric Measurement Units

Ground, DUT Ground, and IOS
The MAX9951/MAX9952 utilize two local grounds, AGND (analog ground) and DGND (digital ground). Connect AGND and DGND together on the PC board. In a typical ATE system, the PMU force voltage is relative to DUT ground. In this case, reference the input voltages INO_ and IN1_ to DUT ground. Similarly, reference IOS to DUT ground. If it is not desired to offset the current control and measure voltages, connect IOS to DUT ground potential.
Reference the MSR_ output to DUT ground.

## Settling Times and Compensation Capacitors

The data in the Electrical Characteristics table reflects the circuit shown in the Functional Diagram that includes a single compensation capacitor (CX_) effectively across all the sense resistors. Placing individual capacitors, CRA, CRB, CRC, CRD, and CRE directly across the sense resistors, R_A, R_B, R_C, R_D, and R_E, independently optimizes each range.

The combination of the capacitance across the sense resistors, along with the main amplifier compensation comparator, CM_, ensures stability into the maximum expected load capacitance while optimizing settling time for a given load.

Digital Inputs (SCLK, DIN, $\overline{\text { CS, }}$, and $\overline{\text { LOAD }})$
The digital inputs incorporate hysteresis to mitigate issues with noise, as well as provide for compatibility with opto-isolators that can have slow edges.

Temperature Monitor
Each device supplies a single temperature output signal, TEMP, that asserts a nominal output voltage of 2.98 V at a die temperature of $+25^{\circ} \mathrm{C}$ (298K). The output voltage increases proportionately with temperature at a rate of $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The temperature sensor output impedance is $15 \mathrm{k} \Omega$ (typ). Determine the die temperature using:

$$
\text { TDIE }=(100) \times V_{\text {TEMP }}-273\left[{ }^{\circ} \mathrm{C}\right]
$$

Chip Information
TRANSISTOR COUNT: 11,000
PROCESS: BiCMOS

## Dual Per-Pin Parametric Measurement Units



# Dual Per-Pin Parametric Measurement Units 

Pin Configurations (continued)


Revision History
Pages changed at Rev 3: 1, 2, 15-19, 23

## Package Information

For the latest package outline information, go to www.maxim-ic.com/packages.

## MAX9951

## Part Number Table

## Notes:

1. See the MAX9951 QuickView Data Sheet for further information on this product family or download the MAX9951 full data sheet (PDF, 288kB).
2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
4. Part number suffixes: $T$ or $T \& R=$ tape and reel; $+=$ RoHS/lead-free; \# = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions
5.     * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

| Part Number | Free Sample | Buy Direct | Package: TYPE PINS SIZE DRAWING CODE/VAR | Temp | RoHS/Lead-Free? Materials Analysis |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX9951FCCB+T |  |  |  |  | RoHS/Lead-Free: Yes |
| MAX9951DCCB+TD |  |  |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9951DCCB-TD |  |  |  | 0C to +70C | RoHS/Lead-Free: No |
| MAX9951FCCB-TD |  |  |  | OC to +70C | RoHS/Lead-Free: No |
| MAX9951FCCB+ |  |  |  |  | RoHS/Lead-Free: Yes |
| MAX9951DCCB+D |  |  | TQFP;64 pin; 10x10x1mm <br> Dwg: 21-0162A (PDF) <br> Use pkgcode/variation: C64E+9R* | 0C to +70C | RoHS/Lead-Free: Yes Materials Analysis |
| MAX9951DCCB-D |  |  | TQFP;64 pin;10×10×1 mm Dwg: 21-0162A (PDF) <br> Use pkgcode/variation: C64E-9R* | 0C to +70C | RoHS/Lead-Free: No Materials Analysis |

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL

