

FINAL

COM'L: -10/12/15/20, Q-15/20 MIL: -20

MACH210A-10
MACH210-12/15/20
MACH210AQ-15/20
High-Density EE CMOS Programmable Logic



**Advanced
Micro
Devices**

DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 64 Macrocells
- 10 ns t_{PD} Commercial
20 ns t_{PD} Military
- 80 MHz f_{MAX} Commercial
40 MHz f_{MAX} Military
- 38 Inputs; 210A Inputs have built-in pull-up resistors
- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-compatible with MACH110, MACH215

GENERAL DESCRIPTION

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides regis-


tered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.



ADV MICRO PLA/PLE/ARRAYS


BLOCK DIAGRAM



14128G-1

CONNECTION DIAGRAM
Top View

PLCC/CQFP



14128G-2

Note:
Pin-compatible with MACH110, MACH215.

PIN DESIGNATIONS


- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage



ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
MACH210A-10	JC
*MACH210A-12	
MACH210-12	
MACH210-15	
MACH210AQ-15	
MACH210-20	
MACH210AQ-20	

Valid Combinations


The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

**The MACH210A-12 has the same Switching Characteristics of the MACH210-12 and the same DC Characteristics of the MACH210A-10.*

— ADV MICRO PLA/PLE/ARRAYS

**ORDERING INFORMATION****APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Product List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations
MACH210-20/BXA

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



FUNCTIONAL DESCRIPTION

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACH210A inputs and I/O pins have built-in pull-up resistors. While it is always a good design practice to tie unused pins high, the 210A pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH210 (figure 11) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 8 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 11 for cluster and macrocell numbers.

The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as

Table 8. Logic Allocation

Macrocell		Available Clusters
Output	Buried	
M ₀	M ₁	C ₀ , C ₁ , C ₂ C ₀ , C ₁ , C ₂ , C ₃
M ₂	M ₃	C ₁ , C ₂ , C ₃ , C ₄ C ₂ , C ₃ , C ₄ , C ₅
M ₄	M ₅	C ₃ , C ₄ , C ₅ , C ₆ C ₄ , C ₅ , C ₆ , C ₇
M ₆	M ₇	C ₅ , C ₆ , C ₇ , C ₈ C ₆ , C ₇ , C ₈ , C ₉
M ₈	M ₉	C ₇ , C ₈ , C ₉ , C ₁₀ C ₈ , C ₉ , C ₁₀ , C ₁₁
M ₁₀	M ₁₁	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₁₂	M ₁₃	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₁₄	M ₁₅	C ₁₃ , C ₁₄ , C ₁₅ C ₁₄ , C ₁₅

either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.


The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

ADV MICRO PLA/PLE/ARRAYS



141280-2

Figure 11. MACH210 PAL Block

MACH210-10/12/15/20, Q-15/20



ADV MICRO PLA/PLE/ARRAYS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to V _{CC} + 0.5 V
DC Output or I/O Pin Voltage	-0.5 V to V _{CC} + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0°C to +75°C)	200 mA

OPERATING RANGES**Commercial (C) Devices**

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (V _{CC}) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I _{IH}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)		10	μA
I _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μA
I _{ozH}	Off-State Output Leakage Current HIGH	V _{OUT} = 5.25 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		10	μA
I _{ozL}	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μA
I _{sc}	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30	-160	mA
I _{CC}	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max, f = 0 MHz (Note 4)		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of I_{IL} and I_{ozL} (or I_{IH} and I_{ozH}).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is guaranteed worst case. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C, f = 1 MHz	6	pF
COUT	Output Capacitance	V _{OUT} = 2.0 V		8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		-10		Unit	
			Min	Max		
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 3)			10	ns	
t _s	Setup Time from Input, I/O or Feedback to Clock		D-Type	6.5		
			T-Type	7.5	ns	
t _H	Register Data Hold Time		0		ns	
t _{CO}	Clock to Output (Note 3)			6	ns	
t _{WL}	Clock Width		LOW	5	ns	
t _{WH}			HIGH	5	ns	
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _s + t _{CO})	D-Type	80	MHz
		Internal Feedback (f _{CNT})		T-Type	74	MHz
				D-Type	100	MHz
		No Feedback	1/(t _{WL} + t _{WH})	T-Type	91	MHz
t _{SL}	Setup Time from Input, I/O, or Feedback to Gate		6.5		ns	
t _{HL}	Latch Data Hold Time		0		ns	
t _{GO}	Gate to Output (Note 3)			7	ns	
t _{GWL}	Gate Width LOW		5		ns	
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			12	ns	
t _{SIR}	Input Register Setup Time		2		ns	
t _{HIR}	Input Register Hold Time		2		ns	
t _{ICO}	Input Register Clock to Combinatorial Output			13	ns	
t _{ICS}	Input Register Clock to Output Register Setup		D-Type	10	ns	
			T-Type	11	ns	
t _{WCL}	Input Register Clock Width		LOW	5	ns	
t _{WICH}			HIGH	5	ns	
f _{MAXIR}	Maximum Input Register Frequency	1/(t _{WCL} + t _{WICH})	100		MHz	
t _{SIL}	Input Latch Setup Time		2		ns	
t _{HIL}	Input Latch Hold Time		2		ns	
t _{IGO}	Input Latch Gate to Combinatorial Output			14	ns	
t _{IGOL}	Input Latch Gate to Output Through Transparent Output Latch			16	ns	
t _{SLL}	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		8.5		ns	
t _{IGS}	Input Latch Gate to Output Latch Setup		11		ns	


SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
 (continued)

Parameter Symbol	Parameter Description	-10		Unit
		Min	Max	
twIGL	Input Latch Gate Width LOW	5		ns
tpDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		14	ns
tAR	Asynchronous Reset to Registered or Latched Output		15	ns
tARW	Asynchronous Reset Width (Note 4)	10		ns
tARR	Asynchronous Reset Recovery Time (Note 4)	10		ns
tAP	Asynchronous Preset to Registered or Latched Output		15	ns
tAPW	Asynchronous Preset Width (Note 4)	10		ns
tAPR	Asynchronous Preset Recovery Time (Note 4)	10		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		10	ns
tER	Input, I/O, or Feedback to Output Disable (Note 3)		10	ns

Notes:

2. See Switching Test Circuit for test conditions.
3. Parameters measured with 16 outputs switching.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ADV MICRO PLA/PLE/ARRAYS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to $V_{CC} + 0.5$ V
DC Output or I/O Pin Voltage	-0.5 V to $V_{CC} + 0.5$ V
Static Discharge Voltage	2001 V
Latchup Current ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES**Commercial (C) Devices**

Temperature (T_A) Operating in Free Air	0°C to $+75^\circ\text{C}$
Supply Voltage (V_{CC}) with Respect to Ground	$+4.75$ V to $+5.25$ V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL}	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL}		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$ V, $V_{CC} = \text{Max}$ (Note 2)		10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = \text{Max}$ (Note 2)		-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	-30	-160	mA
I_{CC}	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$, $f = 0$ MHz (Note 4)		180	mA

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.
- This parameter is guaranteed worst case. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.



ADV MICRO PLA/PLE/ARRAYS

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C,	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		-12		-15		-20		Unit	
			Min	Max	Min	Max	Min	Max		
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 3)			12		15		20	ns	
t _s	Setup Time from Input, I/O, or Feedback to Clock		D-type	7		10		13	ns	
			T-type	8		11		14	ns	
t _H	Register Data Hold Time		0		0		0		ns	
t _{CO}	Clock to Output (Note 3)			8		10		12	ns	
t _{WL}	Clock Width		LOW	6		6		8	ns	
			HIGH	6		6		8	ns	
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _s + t _{CO})	D-type	66.7		50		40	MHz
				T-type	62.5		47.6		38.5	MHz
		Internal Feedback (f _{CNT})	D-type	83.3		66.6		50		MHz
			T-type	76.9		62.5		47.6		MHz
	No Feedback	1/(t _{WL} + t _{WH})	83.3		83.3		62.5		MHz	
t _{SL}	Setup Time from Input, I/O, or Feedback to Gate		7		10		13		ns	
t _{HL}	Latch Data Hold Time		0		0		0		ns	
t _{GO}	Gate to Output (Note 3)			10		11		12	ns	
t _{GWL}	Gate Width LOW		6		6		8		ns	
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			14		17		22	ns	
t _{SIR}	Input Register Setup Time		2		2		2		ns	
t _{HIR}	Input Register Hold Time		2		2.5		3		ns	
t _{ICO}	Input Register Clock to Combinatorial Output			15		18		23	ns	
t _{ICS}	Input Register Clock to Output Register Setup		D-type	12		15		20	ns	
			T-type	13		16		21	ns	
t _{WCL}	Input Register Clock Width		LOW	6		6		8	ns	
t _{WCH}			HIGH	6		6		8	ns	
f _{MAXIR}	Maximum Input Register Frequency	1/(t _{WCL} + t _{WCH})	83.3		83.3		62.5		MHz	
t _{SIL}	Input Latch Setup Time		2		2		2		ns	
t _{HIL}	Input Latch Hold Time		2		2.5		3		ns	
t _{IGO}	Input Latch Gate to Combinatorial Output			17		20		25	ns	
t _{GOL}	Input Latch Gate to Output Through Transparent Output Latch			19		22		27	ns	
t _{SLL}	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		9		12		15		ns	
t _{IGS}	Input Latch Gate to Output Latch Setup		13		16		21		ns	

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
(continued)

Parameter Symbol	Parameter Description	-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	
tWGL	Input Latch Gate Width LOW	6		6		8		ns
tPDL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tAR	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tARW	Asynchronous Reset Width (Note 4)	12		15		20		ns
tARR	Asynchronous Reset Recovery Time (Note 4)	8		10		15		ns
tAP	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tAPW	Asynchronous Preset Width (Note 4)	12		15		20		ns
tAPR	Asynchronous Preset Recovery Time (Note 4)	8		10		15		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
tER	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.



ADV MICRO PLA/PLE/ARRAYS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 Ambient Temperature with Power Applied -55°C to +125°C
 Supply Voltage with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to V_{CC} + 0.5 V
 DC Output or I/O Pin Voltage -0.5 V to V_{CC} + 0.5 V
 Static Discharge Voltage 2001 V
 Latchup Current (T_A = 0°C to +75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T_A) Operating in Free Air 0°C to +75°C
 Supply Voltage (V_{CC}) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I _{IH}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)		10	μA
I _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μA
I _{ozH}	Off-State Output Leakage Current HIGH	V _{OUT} = 5.25 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		10	μA
I _{ozL}	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μA
I _{sc}	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30	-160	mA
I _{CC}	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max, f = 0 MHz (Note 4)		55	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of I_{IL} and I_{ozL} (or I_{IH} and I_{ozH}).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is guaranteed worst case. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C, f = 1 MHz	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		-15		-20		Unit
			Min	Max	Min	Max	
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 3)			15		20	ns
t _s	Setup Time from Input, I/O, or Feedback to Clock		D-type	13		17	ns
			T-type	14		18	ns
t _H	Register Data Hold Time		0		0		ns
t _{CO}	Clock to Output (Note 3)			7		8	ns
t _{WL}	Clock		LOW	6		8	ns
t _{WH}	Width		HIGH	6		8	ns
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _s + t _{CO})	D-type	50	40	MHz
			T-type	47.6	38.4	MHz	
		Internal Feedback (f _{CNT})	D-type	58.8	45.4	MHz	
			T-type	55.5	43.4	MHz	
		No Feedback	1/(t _s + t _H)	D-type	76.9	58.8	MHz
				T-type	71.4	55.5	MHz
t _{SL}	Setup Time from Input, I/O, or Feedback to Gate		13		17	ns	
t _{HL}	Latch Data Hold Time		0		0	ns	
t _{GO}	Gate to Output (Note 3)			8		8	ns
t _{GWL}	Gate Width LOW		6		8	ns	
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		22	ns
t _{SIR}	Input Register Setup Time		2		2	ns	
t _{HIR}	Input Register Hold Time		2.5		3	ns	
t _{CO}	Input Register Clock to Combinatorial Output			18		23	ns
t _{Cs}	Input Register Clock to Output Register Setup		D-type	17		22	ns
			T-type	18		23	ns
t _{WCL}	Input Register		LOW	6		8	ns
t _{WCH}	Clock Width		HIGH	6		8	ns
f _{MAXIR}	Maximum Input Register Frequency	1/(t _{WCL} + t _{WCH})	83.3		62.5	MHz	
t _{SIL}	Input Latch Setup Time		2		2	ns	
t _{HL}	Input Latch Hold Time		2.5		3	ns	
t _{GO}	Input Latch Gate to Combinatorial Output			20		25	ns
t _{GOL}	Input Latch Gate to Output Through Transparent Output Latch			22		27	ns
t _{SLL}	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		15		19	ns	
t _{Gs}	Input Latch Gate to Output Latch Setup		18		23	ns	


SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
(continued)

Parameter Symbol	Parameter Description	-15		-20		Unit
		Min	Max	Min	Max	
tWGL	Input Latch Gate Width LOW	6		8		ns
tPDL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tAR	Asynchronous Reset to Registered or Latched Output		25		30	ns
tARW	Asynchronous Reset Width (Note 4)	20		25		ns
tARR	Asynchronous Reset Recovery Time (Note 4)	20		25		ns
tAP	Asynchronous Preset to Registered or Latched Output		25		30	ns
tAPW	Asynchronous Preset Width (Note 4)	20		25		ns
tAPR	Asynchronous Preset Recovery Time (Note 4)	20		25		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
tER	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ADV MICRO PLA/PLE/ARRAYS



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature
with Power Applied -55°C to +125°C

Supply Voltage with
Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to V_{CC} + 0.5 V

DC Output or I/O Pin Voltage .. -0.5 V to V_{CC} + 0.5 V

Static Discharge Voltage 2001 V

Latchup Current (T_C = -55°C to +125°C) ... 200 mA

OPERATING RANGES

Military (M) Devices (Note 1)

Operating Case
Temperature (T_C) -55°C to +125°C

Supply Voltage (V_{CC})
with Respect to Ground +4.5 V to +5.5 V

Note:

1. Military products are tested at T_C = +25°C, +125°C and -55°C, per MIL-STD-883.

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -2.0 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 12 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
I _{IH}	Input HIGH Leakage Current	V _{IN} = 5.5 V, V _{CC} = Max (Note 4)		10	μA
I _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 4)		-10	μA
I _{ozH}	Off-State Output Leakage Current HIGH	V _{OUT} = 5.5 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 4)		40	μA
I _{ozL}	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 4)		-40	μA
I _{sc}	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 5)	-30	-200	mA
I _{CC}	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max, f = 0 MHz (Note 6)		195	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
3. V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. I/O pin leakage is the worst case of I_{IL} and I_{ozL} (or I_{IH} and I_{ozH}).
5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where I_{sc} may be affected.
6. This parameter is guaranteed worst case. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.



ADV MICRO PLA/PLE/ARRAYS

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C, f = 1 MHz	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		9	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter Symbol	Parameter Description		-20		Unit	
			Min	Max		
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 3)			20	ns	
t _s	Setup Time from Input, I/O, or Feedback to Clock		D-type	13	ns	
			T-type	14	ns	
t _H	Register Data Hold Time		0		ns	
t _{CO}	Clock to Output (Note 3)			12	ns	
t _{WL}	Clock Width		LOW	8	ns	
t _{WH}			HIGH	8	ns	
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _s + t _{CO})	D-type	40	MHz
			T-type	38.5	MHz	
		Internal Feedback (f _{CNT})	D-type	50	MHz	
			T-type	47.6	MHz	
No Feedback	1/(t _{WL} + t _{WH})	62.5	MHz			
t _{SL}	Setup Time from Input, I/O, or Feedback to Gate		13		ns	
t _{HL}	Latch Data Hold Time		0		ns	
t _{GO}	Gate to Output (Note 3)			12	ns	
t _{GL}	Gate Width LOW		8		ns	
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			22	ns	
t _{SIR}	Input Register Setup Time		2		ns	
t _{HIR}	Input Register Hold Time		3		ns	
t _{CO}	Input Register Clock to Combinatorial Output			23	ns	
t _{CS}	Input Register Clock to Output Register Setup		D-type	20	ns	
			T-type	21	ns	
t _{WCL}	Input Register		LOW	8	ns	
t _{WCH}	Clock Width		HIGH	8	ns	
f _{MAXIR}	Maximum Input Register Frequency (Note 4)		1/(t _{WCL} + t _{WCH})	62.5	MHz	
t _{SL}	Input Latch Setup Time		2		ns	
t _{HL}	Input Latch Hold Time		3		ns	
t _{GO}	Input Latch Gate to Combinatorial Output			25	ns	
t _{GOL}	Input Latch Gate to Output Through Transparent Output Latch			27	ns	
t _{SLL}	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		15		ns	
t _{GLS}	Input Latch Gate to Output Latch Setup		21		ns	

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)
(continued)

Parameter Symbol	Parameter Description	-20		Unit
		Min	Max	
tWGL	Input, Latch Gate Width LOW	8		ns
tPOLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		24	ns
tAR	Asynchronous Reset to Registered or Latched Output		25	ns
tARW	Asynchronous Reset Width (Note 4)	20		ns
tARR	Asynchronous Reset Recovery Time (Note 4)	15		ns
tAP	Asynchronous Preset to Registered or Latched Output		25	ns
tAPW	Asynchronous Preset Width (Note 4)	20		ns
tAPR	Asynchronous Preset Recovery Time (Note 4)	15		ns
tEA	Input, I/O, or Feedback to Output Enable (Notes 3, 4)		20	ns
tER	Input, I/O, or Feedback to Output Disable (Notes 3, 4)		20	ns

Notes:


2. See Switching Test Circuit, for test conditions. For APL products, Group A, Subgroups 9, 10 and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
3. Parameters measured with 16 outputs switching.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



ADV MICRO PLA/PLE/ARRAYS.

TYPICAL SWITCHING CHARACTERISTICS

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$. These parameters are not tested.



14128G-3


Derating for Number of Outputs Switching

Note:

Applies to t_{PD} , t_{CO} . Calculate as:

$$t_{\text{derated}} = t_{16 \text{ O/P}} + \Delta t_{OS}$$

Datasheet numbers ($t_{16 \text{ O/P}}$) are specified at 16 outputs switching



14128G-4

Capacitive Load Derating

Note:

Applies to all AC specifications and rise and fall times. Calculate as:


$$t_{\text{derated}} = t_{35 \text{ pF}} + \Delta t_{DL}$$

Datasheet numbers ($t_{35 \text{ pF}}$) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

$V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$




Output, LOW

14128G-5



Output, HIGH

14128G-6



Input

14128G-7



ADV MICRO PLA/PLE/ARRAYS

TYPICAL DYNAMIC I_{CC} CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Typ	Unit
I _{CC0}	Base static I _{CC}	125	mA
		Q	35
i _i	Incremental input current	21	μA/MHz
i _s	Incremental current per PAL block	18	μA/MHz
i _o	Incremental output current	96	μA/MHz
i _v	Voltage dependence	40	%/V
i _t	Temperature dependence	-0.18	%/°C

TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Typ	Unit
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static V_{OL} under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

ADV MICRO PLA/PLE/ARRAYS



TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description	Typ		Unit	
		PLCC	CQFP		
θ_{jc}	Thermal impedance, junction to case	15	11	°C/W	
θ_{ja}	Thermal impedance, junction to ambient	40	44	°C/W	
θ_{jma}	Thermal impedance, junction to ambient with air flow	200 lpm air	36	39	°C/W
		400 lpm air	33	35	°C/W
		600 lpm air	31	31	°C/W
		800 lpm air	29	29	°C/W

Plastic θ_{jc} Considerations

The data listed for plastic θ_{jc} are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_{jc} measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_{jc} tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.