# 256Kx18 Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture 

## Features

- Pin compatible and functionally equivalent to ZBT ${ }^{\text {TM }}$ devices MCM63Z819 and MT55L256L18F
- Supports $117-\mathrm{MHz}$ bus operations with zero wait states - Data is transferred on every clock
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- Byte Write capability
- $256 \mathrm{~K} \times 18$ common I/O architecture
- Single 3.3V power supply
- Fast clock-to-output times
- 7.5 ns (for $117-\mathrm{MHz}$ device)
-8.5 ns (for $100-\mathrm{MHz}$ device)
-11.0 ns (for $66-\mathrm{MHz}$ device)
-12.0 ns (for $50-\mathrm{MHz}$ device)
- 14.0 ns (for $40-\mathrm{MHz}$ device)
- Clock Enable ( $\overline{\mathrm{CEN}}$ ) pin to suspend operation
- Synchronous self-timed writes
- Asynchronous Output Enable
- JEDEC-standard 100 TQFP package
- Burst Capability—linear or interleaved burst order
- Low standby power


## Functional Description

The CY7C1353B is a 3.3 V , 256K by 18 Synchronous Flow-Through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1353B is equipped with the advanced No Bus Latency ${ }^{\text {TM }}$ ( NoBL $^{\text {TM }}$ ) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions. The CY7C1353B is pin/functionally compatible to ZBT SRAMs MCM63Z819 and MT55L256L18F.
All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable ( $\overline{\mathrm{CEN}}$ ) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 7.5 ns ( $117-\mathrm{MHz}$ device).
Write operations are controlled by the four Byte Write Select ( $\left.\overline{\mathrm{BWS}}_{[1: 00}\right)$ and a Write Enable ( $\overline{\mathrm{WE}}$ ) input. All writes are conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}$ ) and an asynchronous Output Enable ( $\overline{\mathrm{OE}}$ ) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.


## Selection Guide

|  |  | 7C1353B-117 | 7C1353B-100 | 7C1353B-66 | 7C1353B-50 | 7C1353B-40 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 7.5 | 8.5 | 11.0 | 12.0 | 14.0 |  |
| Maximum Operating Current (mA) | Commercial | 375 | 350 | 250 | 200 | 175 |
| Maximum CMOS Standby <br> Current (mA) | Commercial | 5 | 5 | 5 | 5 | 5 |

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology.

## Pin Configurations

## 100-Pin TQFP



## Pin Configurations (continued)

119-Ball BGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\text {DDQ }}$ | A | A | $\overline{\text { ADSP }}$ | A | A | $\mathrm{V}_{\text {DDQ }}$ |
| B | NC | $\mathrm{CE}_{2}$ | A | ADSC | A | $\overline{C E}_{3}$ | NC |
| C | NC | A | A | $\mathrm{V}_{\mathrm{DD}}$ | A | A | NC |
| D | $\mathrm{DQ}_{\mathrm{c}}$ | $\mathrm{DQP}_{\mathrm{c}}$ | $V_{S S}$ | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQP}_{\mathrm{b}}$ | $D Q_{b}$ |
| E | $\mathrm{DQ}_{\mathrm{c}}$ | $\mathrm{DQ}_{\mathrm{c}}$ | $V_{S S}$ | $\overline{\mathrm{CE}}_{1}$ | $\mathrm{V}_{\text {SS }}$ | $D Q_{b}$ | $\mathrm{DQ}_{\mathrm{b}}$ |
| F | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{c}}$ | $V_{S S}$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\text {SS }}$ | $D Q_{b}$ | $\mathrm{V}_{\text {DDQ }}$ |
| G | $\mathrm{DQ}_{\mathrm{c}}$ | $\mathrm{DQ}_{\mathrm{c}}$ | $\overline{\mathrm{BW}}_{\mathrm{c}}$ | $\overline{\text { ADV }}$ | $\overline{\mathrm{BW}}_{\mathrm{b}}$ | $D Q_{b}$ | $D Q_{b}$ |
| H | $\mathrm{DQ}_{\mathrm{c}}$ | $\mathrm{DQ}_{\mathrm{c}}$ | $\mathrm{V}_{S S}$ | GW | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{b}}$ | $\mathrm{DQ}_{\mathrm{b}}$ |
| J | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $\mathrm{V}_{\mathrm{DD}}$ | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| K | $\mathrm{DQ}_{\mathrm{d}}$ | $\mathrm{DQ}_{\mathrm{d}}$ | $\mathrm{V}_{S S}$ | CLK | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{a}}$ | $\mathrm{DQ}_{\mathrm{a}}$ |
| L | $\mathrm{DQ}_{\mathrm{d}}$ | $\mathrm{DQ}_{\mathrm{d}}$ | $\overline{B W}_{\text {d }}$ | NC | $\overline{\mathrm{BW}}_{\mathrm{a}}$ | $D Q_{a}$ | $\mathrm{DQ}_{\mathrm{a}}$ |
| M | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{DQ}_{\mathrm{d}}$ | $V_{S S}$ | $\overline{\text { BWE }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{a}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| N | $\mathrm{DQ}_{\mathrm{d}}$ | $\mathrm{DQ}_{\mathrm{d}}$ | $\mathrm{V}_{S S}$ | A1 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{a}}$ | $\mathrm{DQ}_{\mathrm{a}}$ |
| P | $D Q_{\text {d }}$ | $\mathrm{DQP}_{\mathrm{d}}$ | $V_{S S}$ | A0 | $\mathrm{V}_{S S}$ | $\mathrm{DQP}_{\mathrm{a}}$ | $\mathrm{DQ}_{\mathrm{a}}$ |
| R | NC | A | MODE | $V_{D D}$ | $V_{\text {DD }}$ | A | NC |
| T | NC | NC | A | A | A | NC | ZZ |
| U | $\mathrm{V}_{\text {DDQ }}$ | TMS | TDI | TCK | TDO | NC | $\mathrm{V}_{\text {DDQ }}$ |

## Introduction

## Pin Definitions

| Pin Number | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 80,50-44, \\ & 81-82,99- \\ & 100,32-37 \end{aligned}$ | $\mathrm{A}_{\text {[17:0] }}$ | InputSynchronous | Address Inputs used to select one of the 262,144 address locations. Sampled at the rising edge of the CLK. |
| 94,93 | $\overline{\mathrm{BWS}}_{[1: 0]}$ | InputSynchronous | Byte Write Select Inputs, active LOW. Qualified with $\overline{\mathrm{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{\mathrm{BWS}}_{0}$ controls $\mathrm{DQ}_{[7: 0]}$ and $\mathrm{DP}_{0}, \overline{\mathrm{BWS}}_{1}$ controls $\mathrm{DQ}_{[15: 8]}$ and $\mathrm{DP}_{1}$. See Write Cycle Description table for details. |
| 88 | $\overline{\text { WE }}$ | InputSynchronous | Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence. |
| 85 | $\overline{\text { ADV/LD }}$ | InputSynchronous | Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address. |
| 89 | CLK | Input-Clock | Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{C E N}$. CLK is only recognized if $\overline{C E N}$ is active LOW. |
| 98 | $\overline{\mathrm{CE}}_{1}$ | InputSynchronous | Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ to select/deselect the device. |
| 97 | $\mathrm{CE}_{2}$ | InputSynchronous | Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{3}$ to select/deselect the device. |
| 92 | $\overline{\mathrm{CE}}_{3}$ | InputSynchronous | Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE and $\mathrm{CE}_{2}$ to select/deselect the device. |

Pin Definitions (continued)

| Pin Number | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| 86 | $\overline{\mathrm{OE}}$ | InputAsynchronous | Output Enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. $\overline{\mathrm{OE}}$ is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. |
| 87 | $\overline{\mathrm{CEN}}$ | InputSynchronous | Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting $\overline{\mathrm{CEN}}$ does not deselect the device, $\overline{\mathrm{CEN}}$ can be used to extend the previous cycle when required. |
| $\begin{aligned} & 23-22, \\ & 19-18, \\ & 13-12,9-8, \\ & 73-72, \\ & 69-68, \\ & 63-62,59-58 \end{aligned}$ | $\mathrm{DQ}_{[15: 0]}$ | I/OSynchronous | Bidirectional Data I/O Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $\mathrm{A}_{[17: 0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$ and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $\mathrm{DQ}_{[15: 0]}$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\mathrm{OE}}$. |
| 24, 74 | $\mathrm{DP}_{[1: 0]}$ | I/OSynchronous | Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to $\mathrm{DQ}_{[15 \cdot 0 \text {. }}$ During write sequences, $\mathrm{DP}_{0}$ is controlled by $\mathrm{BWS}_{0}$ and $\mathrm{DP}_{1}$ is controlled by $\mathrm{BWS}_{1}$. |
| 31 | Mode | Input Strap pin | Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order. |
| $\begin{aligned} & 15,16,41,65, \\ & 91 \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ | Power Supply | Power supply inputs to the core of the device. Should be connected to 3.3 V power supply. |
| $\begin{aligned} & 4,11,20,27, \\ & 54,61,70,77 \end{aligned}$ | $\mathrm{V}_{\text {DDQ }}$ | I/O Power Supply | Power supply for the I/O circuitry. Should be connected to a 3.3V power supply. |
| $\begin{aligned} & 5,10,14,17, \\ & 21,26,40,55, \\ & 60,64, \\ & 66-67,71, \\ & 76,90 \end{aligned}$ | $\mathrm{V}_{\text {SS }}$ | Ground | Ground for the device. Should be connected to ground of the system. |
| $\begin{aligned} & 1-3,6-7,25, \\ & 28-30,51-53, \\ & 56-57,75, \\ & 78-79,95-96 \end{aligned}$ | NC | - | No Connects. These pins are not connected to the internal device. |
| 83, 84 | NC | - | No Connects. Reserved for address inputs for depth expansion. Pin 83 will be used for 512K depth and pin 84 will be used for $1-\mathrm{Mb}$ depth. |
| 38, 39, 42, 43 | DNU | - | Do Not Use Pins. These pins should be left floating or tied to $\mathrm{V}_{\text {SS }}$. |

## Functional Overview

The CY7C1353B is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal ( $\overline{\mathrm{CEN}}$ ). If $\overline{\mathrm{CEN}}$ is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with $\overline{\mathrm{CEN}}$. Maximum access delay from the clock rise ( $\mathrm{t}_{\mathrm{CDV}}$ ) is 7.5 ns (117-MHz device).
Accesses can be initiated by asserting all three Chip Enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ active at the rising edge of the clock. If Clock Enable ( $\overline{\mathrm{CEN}}$ ) is active LOW and ADV/ $\overline{\mathrm{LD}}$ is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the sta-
tus of the Write Enable $(\overline{\mathrm{WE}}) . \overline{\mathrm{BWS}}_{[1: 0]}$ can be used to conduct byte write operations.
Write operations are qualified by the Write Enable ( $\overline{\mathrm{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ and an asynchronous Output Enable ( $\overline{\mathrm{OE}}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

## Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{CEN}}$ is asserted LOW, (2) $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$,
and $\overline{\mathrm{CE}}_{3}$ are ALL asserted active, (3) the Write Enable input signal $\overline{W E}$ is deasserted HIGH, and 4) ADV/ $\overline{\mathrm{LD}}$ is asserted LOW. The address presented to the address inputs $\left(\mathrm{A}_{[17: 0]}\right)$ is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 7.5 ns (117-MHz device) provided $\overline{\mathrm{OE}}$ is active LOW. After the first clock of the read access the output buffers are controlled by $\overline{\mathrm{OE}}$ and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be three-stated immediately.

## Burst Read Accesses

The CY7C1353B has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or $\overline{W E}$. $W E$ is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

## Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{CEN}}$ is asserted LOW , (2) $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are ALL asserted active, and (3) the write signal $\overline{\mathrm{WE}}$ is asserted LOW. The address presented to $A_{[17: 0]}$ is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically
three-stated regardless of the state of the $\overline{\mathrm{OE}}$ input signal. This allows the external logic to present the data on $\mathrm{DQ}_{[15: 0]}$ and $\mathrm{DP}_{[1: 0]}$.
On the next clock rise the data presented to $\mathrm{DQ}_{[15: 0]}$ and $\mathrm{DP}_{[1: 0]}$ (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.
The data written during the Write operation is controlled by $\overline{\mathrm{BWS}}_{[1: 0]}$ signals. The CY7C1353B provides byte write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (VE) with the selected Byte Write Select ( $\mathrm{BWS}_{[1: 0]}$ ) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.
Because the CY7C1353B is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{\mathrm{OE}}$ ) can be deasserted HIGH before presenting data to the $\mathrm{DQ}_{[15: 0]}$ and $\mathrm{DP}_{[1: 0]}$ inputs. Doing so will three-state the output drivers. As a safety precaution, $\mathrm{DQ}_{[15: 0]}$ and $\mathrm{DP}_{[1: 0]}$ : are automatically three-stated during the data portion of a write cycle, regardless of the state of $\overline{\mathrm{OE}}$.

## Burst Write Accesses

The CY7C1353B has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/ $\overline{\mathrm{LD}}$ must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ ) and $\overline{\mathrm{WE}}$ inputs are ignored and the burst counter is incremented. The correct $\overline{\text { BWS }}_{[1: 0]}$ inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

Cycle Description Truth Table ${ }^{[1,2,3, ~ 4, ~ 5, ~ 6] ~}$

| Operation | Address used | CE | CEN | $\begin{gathered} \text { ADV/ } \\ \text { LD } \end{gathered}$ | WE | $\overline{\text { BWS }}_{\text {x }}$ | CLK | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected | External | 1 | 0 | L | X | X | L-H | I/Os three-state following next recognized clock. |
| Suspend | - | X | 1 | X | X | X | L-H | Clock Ignored, all operations suspended. |
| Begin Read | External | 0 | 0 | 0 | 1 | X | L-H | Address Latched. |
| Begin Write | External | 0 | 0 | 0 | 0 | Valid | L-H | Address Latched, data presented two valid clocks later. |
| Burst READ Operation | Internal | X | 0 | 1 | X | X | L-H | Burst Read Operation. Previous access was a Read operation. Addresses incremented internally in conjunction with the state of Mode. |
| Burst WRITE Operation | Internal | X | 0 | 1 | X | Valid | L-H | Burst Write Operation. Previous access was a Write operation. Addresses incremented internally in conjunction with the state of Mode. Bytes written are determined by BWS $_{[1: 0]}$. |

Interleaved Burst Sequence

| First <br> Address | Second <br> Address | Third <br> Address | Fourth <br> Address |
| :--- | :--- | :--- | :--- |
| $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Sequence

| First <br> Address | Second <br> Address | Third <br> Address | Fourth <br> Address |
| :--- | :--- | :--- | :--- |
| $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ | $\mathrm{Ax}+1, \mathrm{Ax}$ |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

Write Cycle Description ${ }^{[1,2]}$

| Function | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{B W S}}_{\mathbf{1}}$ | $\overline{\mathbf{B W S}}_{\mathbf{0}}$ |
| :--- | :---: | :---: | :---: |
| Read | 1 | X | X |
| Write - No bytes written | 0 | 1 | 1 |
| Write Byte 0 $-\left(\mathrm{DQ}_{[7: 0]}\right.$ and $\left.\mathrm{DP}_{0}\right)$ | 0 | 1 | 0 |
| Write Byte 1 $\left(\mathrm{DQ}_{[15: 8]}\right.$ and $\left.\mathrm{DP}_{1}\right)$ | 0 | 0 | 1 |
| Write All Bytes | 0 | 0 | 0 |

## Notes:

1. $\mathrm{X}=$ "Don't Care," $1=$ Logic HIGH, $0=$ Logic LOW, $\overline{\mathrm{CE}}$ stands for ALL Chip Enables active. $\overline{\mathrm{BWS}}_{\mathrm{x}}=0$ signifies at least one Byte Write Select is active, $\overline{\mathrm{BWS}}_{\mathrm{x}}$ = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
Write is defined by WE and BWS $[1: 0]$. See Write Cycle Description table for details.
2. The DQ and DP pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal.
$\overline{C E N}=1$ inserts wait states.
3. Device will power-up deselected and the I/Os in a three-state condition, regardless of $\overline{\mathrm{OE}}$.
4. OE assumed LOW.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $V_{D D}$ Relative to GND $\qquad$ -0.5 V to +4.6 V DC Voltage Applied to Outputs in High Z State ${ }^{[7]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{DDQ}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[7]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{DDQ}}+0.5 \mathrm{~V}$
Current into Outputs (LOW) ..... 20 mAStatic Discharge Voltage>2001V(per MIL-STD-883, Method 3015)Latch-Up Current>200 mA
Operating Range

| Range | Ambient <br> Temperature ${ }^{[8]}$ | $\mathbf{V}_{\mathbf{D D}} / \mathbf{V}_{\text {DDQ }}$ |
| :--- | :---: | :---: |
| Com'l | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 5 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage |  |  | 3.135 | 3.465 | V |
| $\mathrm{V}_{\text {DDQ }}$ | I/O Supply Voltage |  |  | 3.135 | 3.465 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{DD}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}^{[9]}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{DD}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}^{[9]}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[7]}$ |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{X}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$ |  | -5 | 5 | mA |
|  | Input Current of MODE |  |  | -30 | 30 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{DDQ}}$, Output Disabled |  | -5 | 5 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{D D}$ Operating Supply | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | 8.5-ns cycle, 117 MHz |  | 375 | mA |
|  |  |  | 10-ns cycle, 100 MHz |  | 350 | mA |
|  |  |  | 15-ns cycle, 66 MHz |  | 250 | mA |
|  |  |  | 20-ns cycle, 50 MHz |  | 200 | mA |
|  |  |  | 25-ns cycle, 40 MHz |  | 175 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current-TTL Inputs | Max. $\mathrm{V}_{\mathrm{DD}}$, Device Deselected,$\begin{aligned} & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L} \\ & f=f_{M A X}=1 / t_{\mathrm{CYC}} \end{aligned}$ | 8.5-ns cycle, 117 MHz |  | 90 | mA |
|  |  |  | 10-ns cycle, 100 MHz |  | 80 | mA |
|  |  |  | 15-ns cycle, 66 MHz |  | 60 | mA |
|  |  |  | 20-ns cycle, 50 MHz |  | 40 | mA |
|  |  |  | 25-ns cycle, 40 MHz |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current-CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{DD}}, \text { Device Deselected, } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V}, \\ & \mathrm{f}=0 \end{aligned}$ | All speed grades |  | 5 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Automatic CE Power-Down Current-CMOS Inputs | Max. $\mathrm{V}_{\mathrm{DD}}$, Device Deselected, or$\begin{aligned} & V_{I N} \leq 0.3 \mathrm{~V} \text { or } V_{I N} \geq V_{D D Q}-0.3 \mathrm{~V} \\ & f=f_{M A X}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | 8.5-ns cycle, 117 MHz |  | 80 | mA |
|  |  |  | 10-ns cycle, 100 MHz |  | 70 | mA |
|  |  |  | 15-ns cycle, 66 MHz |  | 50 | mA |
|  |  |  | 20-ns cycle, 50 MHz |  | 40 | mA |
|  |  |  | 25-ns cycle, 40 MHz |  | 30 | mA |

## Notes:

7. Minimum voltage equals -2.0 V for pulse duration less than 20 ns .
8. $\mathrm{T}_{\mathrm{A}}$ is the case temperature.
9. The load used for $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ testing is shown in figure (b) of the AC Test Loads.

Capacitance ${ }^{[10]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DDQ}}=3.3 \mathrm{~V} \end{aligned}$ | 4 | pF |
| $\mathrm{C}_{\text {CLK }}$ | Clock Input Capacitance |  | 4 | pF |
| $\mathrm{C}_{\text {/ }}$ | Input/Output Capacitance |  | 4 | pF |

## AC Test Loads and Waveforms



Thermal Resistance

| Description | Test Conditions | Symbol | TQFP Typ. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Thermal Resistance <br> (Junction to Ambient) | Still Air, soldered on a 4.25 $\times 1.125$ inch, <br> 4-layer printed circuit board. | $\Theta_{\mathrm{JA}}$ | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 10 |
| Thermal Resistance <br> (Junction to Case) |  | $\Theta_{\mathrm{JC}}$ | 4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 10 |
|  |  |  |  |  |  |

## Notes:

10. Tested initially and after any design or process change that may affect these parameters.
11. Unless otherwise noted, test conditions assume signal transition time of 2 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading shown in (a) of AC Test Loads.

Switching Characteristics Over the Operating Range ${ }^{[11,12,13]}$

| Parameter | Description | -117 |  | -100 |  | -66 |  | -50 |  | -40 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 8.5 |  | 10 |  | 15.0 |  | 20.0 |  | 25.0 |  | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Operating Frequency |  | 117 |  | 100 |  | 66 |  | 50 |  | 40 | MHz |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 1.9 |  | 1.9 |  | 5.0 |  | 6.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 1.9 |  | 1.9 |  | 5.0 |  | 6.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up Before CLK Rise | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold After CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{CDV}}$ | Data Output Valid After CLK Rise |  | 7.5 |  | 8.5 |  | 11 |  | 12.0 |  | 14.0 | ns |
| $\mathrm{t}_{\text {DOH }}$ | Data Output Hold After CLK Rise | 1.5 |  | 1.5 |  | 1.5 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {CENS }}$ | $\overline{\text { CEN }}$ Set-Up Before CLK Rise | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\text {CENH }}$ | $\overline{\mathrm{CEN}}$ Hold After CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WES }}$ | $\begin{aligned} & \overline{\mathrm{WE}}, \overline{\mathrm{BWS}}_{[1: 0]} \text { Set-Up Before CLK } \\ & \text { Rise } \end{aligned}$ | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\text {WEH }}$ | $\overline{\mathrm{WE}}, \overline{\mathrm{BWS}}_{[1: 0]}$ Hold After CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {ALS }}$ | ADV/信 Set-Up Before CLK Rise | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\text {ALH }}$ | ADV/ $\overline{L D}$ Hold after CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Input Set-Up Before CLK Rise | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Input Hold After CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {CES }}$ | Chip Select Set-Up | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.5 |  | ns |
| $\mathrm{t}_{\text {CEH }}$ | Chip Select Hold After CLK Rise | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Clock to High-Z ${ }^{[10,12,13,14]}$ | 1.5 | 4.2 | 1.5 | 5.0 | 1.5 | 5.0 | 1.5 | 5.0 | 1.5 | 5.0 | ns |
| $\mathrm{t}_{\text {CLZ }}$ | Clock to Low-Z ${ }^{[10,12,13,14]}$ | 3.0 |  | 3.0 |  | 3.0 |  | 3.0 |  | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{EOHz}}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & 13,14] \\ & \text { HIGH to Output High-Z } \end{aligned}$ |  | 4.2 |  | 5.0 |  | 6.0 |  | 7.0 |  | 8.0 | ns |
| $\mathrm{t}_{\text {EOLZ }}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & \text { 14] } \mathrm{LOW} \text { to Output Low-Z } \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| teov | $\overline{\mathrm{OE}}$ LOW to Output Valid ${ }^{[12]}$ |  | 4.2 |  | 5.0 |  | 6.0 |  | 7.0 |  | 8.0 | ns |

Note:
12. $t_{C H Z}, t_{C L Z}, t_{O E V}, t_{E O L Z}$, and $t_{E O H Z}$ are specified with $A C$ test conditions shown in part (a) of $A C$ Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
13. At any given voltage and temperature, $t_{E O H Z}$ is less than $t_{E O L Z}$ and $t_{C H Z}$ is less than $t_{C L Z}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
14. This parameter is sampled and not $100 \%$ tested.

## Switching Waveforms

## Read/Write Waveforms


$\overline{\mathrm{WE}}$ is the combination of $\overline{\mathrm{WE}} \& \overline{\mathrm{BWS}}_{\mathrm{x}}$ to define a Write Cycle (see Write Cycle Description table). $\overline{\mathrm{CE}}$ is the combination of $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$. All Chip Selects need to be active in order to select the device. Any Chip Select can deselect the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in X, Qx stands for Data-out X.
$\square=$ DON'T CARE $=$ UNDEFINED

## Switching Waveforms



The combination of $\overline{\mathrm{WE}} \& \overline{\mathrm{BWS}}_{[1: 0]}$ defines a write cycle (see Write Cycle Description table).
$\overline{\mathrm{CE}}$ is the combination of $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$. All Chip Enables need to be active in order to select the device. Any Chip Enable can deselect the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. $\overline{\text { CEN }}$ held LOW. During burst writes, byte writes can be conducted by asserting the appropriate $\overline{\mathrm{BWS}}_{[1: 0]}$ input signals. Burst order determined by the state of the MODE input. $\overline{C E N}$ held LOW. $\overline{O E}$ held LOW.

## Switching Waveforms

## $\overline{\mathrm{OE}}$ Timing



## Ordering Information

| Speed <br> (MHz) | Ordering Code | Package <br> Name | Package Type <br> Range |  |
| :---: | :--- | :---: | :--- | :---: |
| 117 | CY7C1353B-117AC | A101 | 100 -Lead $14 \times 20 \times 1.4 \mathrm{~mm}$ Thin Quad Flat Pack | Commercial |
| 100 | CY7C1353B-100AC | A101 | 100 -Lead $14 \times 20 \times 1.4 \mathrm{~mm}$ Thin Quad Flat Pack | Commercial |
| 66 | CY7C1353B-66AC | A101 | 100 -Lead $14 \times 20 \times 1.4 \mathrm{~mm}$ Thin Quad Flat Pack | Commercial |
|  | CY7C1353B-66BGC | BG119 | 119 -Lead FBGA $(14 \times 22 \times 2.4 \mathrm{~mm})$ | Commercial |
| 50 | CY7C1353B-50AC | A101 | 100 -Lead $14 \times 20 \times 1.4 \mathrm{~mm}$ Thin Quad Flat Pack | Commercial |
|  | CY7C1353B-50BGC | BG119 | 119 -Lead FBGA $(14 \times 22 \times 2.4 \mathrm{~mm})$ | Commercial |
| 440 | CY7C1353B-40AC | A101 | 100 -Lead $14 \times 20 \times 1.4 \mathrm{~mm}$ Thin Quad Flat Pack | Commercial |

Shaded areas contain advance information.

## Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x $20 \times 1.4 \mathrm{~mm}$ ) A101
DIMENSIUNS ARE IN MILLIMETERS.


Package Diagrams (continued)

119-Lead PBGA (14 x $22 \times 2.4$ mm) BG119


| Document Title: CY7C1353B 256Kx18 Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Document Number: 38-05266 |  |  |  |  |

