
- **Trimmed Input Offset Voltage:** 10 mV Max at 25°C, $V_{DD} = 5 \text{ V}$
- Input Offset Voltage Drift Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over **Specified Temperature Range:** -40°C to 150°C . . . 4 V to 16 V
- Single-Supply Operation
- **Common-Mode Input Voltage Range Extends to the Negative Rail**

description

The TLC2810Z dual operational amplifiers combine low offset voltage drift with high input impedance, low noise, and speeds approaching that of general-purpose JFET devices. In addition, the use of Texas Instruments silicon-gate LinCMOS technology assures offset stability that greatly exceeds the stability available with conventional metal-gate processes.

- Low Noise . . . 25 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- **Output Voltage Range Includes Negative**
- High Input Impedance . . . $10^{12} \Omega$ Typ
- **ESD-Protection Circuitry**
- **Small-Outline Package Option Also** Available in Tape and Reel
- **Designed-In Latch-Up Immunity**



The high input impedance, low bias current, and high slew rate make the TLC2810Z ideal for applications that have previously been reserved for JFET and NFET products. These advantages, in combination with an upper operating temperature of 150°C, make the TLC2810Z an ideal choice for precision, extremely high-temperature applications.

In general, many features associated with bipolar technology are available on the TLC2810Z without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are designed easily with the TLC2810Z.

The TLC2810Z package options include a small-outline version for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up at 25°C. The TLC2810Z incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2. However, care should be exercised in handling the TLC2810Z as exposure to ESD may result in the degradation of the device parametric performance. Additional care should be exercised to prevent V_{DD} supply line transients under power conditions. Transients of greater than 20 V can trigger the ESD-protection structure, inducing a low-impedance path to GND. Should this condition occur, the sustained current supplied to the device must be limited to 100 mA or less. Failure to do so can result in a latched condition and device failure.

The TLC2810Z is characterized for operation over the extended temperature range from -40° C to 150°C.

AVAILABLE OPTIONS

	PACKAGEI	CHIP	
TA	SMALL OUTLINE (D) [†]	FORM (Y)	
	(-)	(P)	\
-40°C to 150°C	TLC2810ZD	TLC2810ZP	TLC2810Y

[†] The D packages are available taped and reeled. Add R suffix to the device type when ordering (e.g., TLC2810ZDR).


LinCMOS is a trademark of Texas Instruments Incorporated.




SLOS120A - AUGUST 1993 - REVISED AUGUST 1994

TLC2810Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC2810Z. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic (each amplifier)



COMPONENT COUNT†				
Transistors	26			
Diodes	4			
Resistors	14			
Capacitors	2			

[†] Includes both amplifiers

TLC2810Z, TLC2810Y LinCMOSTM PRECISION **DUAL OPERATIONAL AMPLIFIERS**

SLOS120A - AUGUST 1993 - REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input)	0.3 V to V _{DD}
Input current, I _I	±2 mA
Output current, IO (each output)	±30 mA
Total current into V _{DD}	45 mA
Total current out of GND	45 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 150°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application selection).

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING	T _A = 125°C POWER RATING	T _A = 150°C POWER RATING
D	812 mV	5.8 mW/°C	551 mW	348 mW	232 mW	87 mW
Р	1120 mV	8.0 mW/°C	760 mW	480 mW	320 mW	120 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		4	16	V
Common-mode input voltage, V _{IC}	$V_{DD} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$	-0.2	3.5	V
Input voltage, V _I	V _{DD} = 5 V	-0.2	3.5	V
Operating free-air temperature, TA		-40	150	°C



electrical characteristics, $V_{DD} = 5 V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	- +	TLC2810Z		7	UNIT
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNII
VIO	Input offset voltage	$V_{O} = 1 \text{ V}, V_{IC} = 1 \text{ V},$	25°C		1.8	10	mV
٧١٥	input onset voltage	$R_S = 50 \Omega$, $R_L = 10 k\Omega$	Full range			12	111.0
αΛΙΟ	Average temperature coefficient of input offset voltage		25°C to 150°C		3.5		μV/°C
lio	Input offset current (see Note 4)	V _{IC} = 1 V, V _O = 1 V	25°C		2.4	100	pА
lio	input onset current (see Note 4)	VIC = 1 V, VO = 1 V	150°C		5.2	30	nA
lв	Input bias current (see Note 4)	V _{IC} = 1 V, V _O = 1 V	25°C		7	100	pА
ID	mpat blad darront (doo rvote 4)	VIC - 1 V, VO - 1 V	150°C		50	150	nA
W = =	Common-mode input voltage range (see Note 5)	D- 50.0	25°C	-0.2 to 4	-0.3 to 4.2		V
VICR		R _S = 50 Ω	Full range	-0.2 to 3.8			V
	High-level output voltage	V _{IC} = 1 V,	25°C	3.2	3.8		
VOH		$V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	3			V
\/ - ·	Low level output veltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		80	150	mV
VOL	Low-level output voltage	I _{OL} = 1 mA	Full range			190	IIIV
۸، ۰۰	Large-signal differential voltage amplification	V _{IC} = 1 V, V _O = 0.25 V to 2 V,	25°C	5	25		V/mV
AVD	Large-signal differential voltage amplification	$R_L = 10 \text{ k}\Omega$	Full range	4			V/IIIV
CMRR	Common mode rejection ratio	$V_O = 1 V$	25°C	65	90		dB
CIVIKK	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ min, R _S = 50 Ω	Full range	60			ub
kovo	Supply voltage rejection ratio (AVDD /AVDD)	$V_{DD} = 4 \text{ V to } 16 \text{ V},$	25°C	65	75		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega$	Full range	60			ub_
Inn	Supply current	$V_{O} = 1 \text{ V}, V_{IC} = 1 \text{ V},$	25°C		1	3.2	mA
IDD	Supply current	No load	Full range			4.4	1117

[†] Full range is –40°C to 150°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



TLC2810Z, TLC2810Y LinCMOS™ PRECISION DUAL OPERATIONAL AMPLIFIERS SLOS120A – AUGUST 1993 – REVISED AUGUST 1994

operating characteristics, $V_{DD} = 5 V$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TLC2810Z			UNIT
					MIN	TYP	MAX	UNII
	Slew rate at unity gain		V((DD) = 1 V	25°C		3.6		
SR		$R_L = 10 \text{ k}\Omega$	V _{I(PP)} = 1 V	150°C		2.8		\//uo
		C _L = 20 pF, See Figure 26	V.(22) = 2.5 V	25°C		2.2		V/μs
			$V_{I(PP)} = 2.5 \text{ V}$	150°C		2.1		
Vn	Equivalent input noise voltage	f =1 kHz, See Figure 27	$R_S = 20 \Omega$,	25°C		25		nV/√ Hz
Para	Maximum output owing bandwidth	Vo = VoH,	C _L = 20 pF,	25°C		320		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$,	$R_L = 10 \text{ k}\Omega$, See Figure 26	150°C		200		KIIZ
В.	$V_{I} = 10 \text{ mV},$		C _L = 20 pF,	25°C		1.7		MHz
В1	Unity-gain bandwidth	See Figure 28		150°C		0.8		IVITIZ
_	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$f = B_1$,	25°C		46°		
φm	Phase margin		See Figure 28	150°C		40°		

SLOS120A - AUGUST 1993 - REVISED AUGUST 1994

electrical characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS		TLC2810Y		UNIT
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNII
VIO	Input offset voltage	., .,	., .,,			10	mV
IIO	Input offset current (see Note 4)	$V_{IC} = 1 V$, $R_S = 50 \Omega$	$V_O = 1 V$,			100	pА
I _{IB}	Input bias current (see Note 4)	11.5 - 00 12				100	pА
VICR	Common-mode input voltage range (see Note 5)	R _S = 50 Ω		-0.2 to 4			V
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	$V_{ID} = 100 \text{ mV},$	3.2			٧
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	$V_{ID} = -100 \text{ mV},$			150	mV
AVD	Large-signal differential voltage amplification	V _O = 0.25 V to 2 V, V _{IC} = 1 V	$R_L = 10 \text{ k}\Omega$,	5			V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V$, $R_S = 50 \Omega$	VIC = VICRmin,	65			dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{DD} = 4 \text{ V to } 16 \text{ V},$ $V_{O} = 1 \text{ V},$	$V_{IC} = 1 V$, $R_S = 50 \Omega$	65			dB
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,			3.2	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

operating characteristics, V_{DD} = 5 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS		TLC2810Y		
			NDITIONS	MIN	TYP	MAX	UNIT
SR		$R_L = 10 \text{ k}\Omega$, $C_L = 20 \text{ pF}$,	V _{I(PP)} = 1 V		3.6		V/μs
SK		See Figure 26	V _{I(PP)} = 2.5 V		2.9		ν/μS
v _n	Equivalent input noise voltage	f =1 kHz, See Figure 27	$R_S = 20 \Omega$,		25		nV/√ Hz
B _{OM}	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 10 \text{ k}\Omega$,	C _L = 20 pF, See Figure 26		320		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 28	C _L = 20 pF,		1.7		MHz
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 28		46°	·	

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	1
ανιο	Input offset voltage temperature coefficient	Distribution	2
Vон	High-level output voltage	vs Output current vs Supply voltage vs Free-air temperature	3 4 5
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	6 7 8 9
A _{VD}	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	10 11 21
I _{IB} /I _{IO}	Input bias and offset current	vs Free-air temperature	12
VIC	Common-mode input voltage	vs Supply voltage	13
IDD	Supply current	vs Supply voltage vs Free-air temperature	14 15
SR	Slew rate	vs Supply voltage vs Free-air temperature	16 17
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	18
B ₁	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	19 20
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	22 23 24
Vn	Equivalent input noise voltage	vs Frequency	25
	Phase shift	vs Frequency	21



DISTRIBUTION OF TLC2810Z INPUT OFFSET VOLTAGE 60 $V_{DD} = 5 V$ $T_A = 25^{\circ}C$ P Package 50 Percentage of Units - % 40 30 20 10 0 - 5 -4 -3 -2 -10 1 2 3 4 5 VIO - Input Offset Voltage - mV




Figure 3

DISTRIBUTION OF TLC2810Z INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 2


HIGH-LEVEL OUTPUT VOLTAGE vs SUPPLY VOLTAGE




V_{OH} - High-Level Output Voltage - V

HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE 4.5 V_{OH} - High-Level Output Voltage - V 3.5 3 $I_{OH} = -500 \, \mu A$ $I_{OH} = -1 \text{ mA}$ 2.5 $I_{OH} = -2 \text{ mA}$ $V_{DD} = 5 V$ $I_{OH} = -3 \text{ mA}$ V_{IC} = 1 V $I_{OH} = -4 \text{ mA}$ $V_{ID} = 100 \text{ mV}$ -75 -50 -2525 50 75 100 125 150 T_A – Free-Air Temperature – $^{\circ}$ C Figure 5

LOW-LEVEL OUTPUT VOLTAGE vs **DIFFERENTIAL INPUT VOLTAGE**



LOW-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE





Figure 8

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT



LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs

FREE-AIR TEMPERATURE






Figure 11

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs



INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

vs FREE-AIR TEMPERATURE



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 12



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT vs **SUPPLY VOLTAGE**




Figure 13

SUPPLY CURRENT SUPPLY VOLTAGE 5 $V_{IC} = 1 V$ 4.5 $V_0 = 1 V$ No Load 4 I DD - Supply Current - mA 3.5 3 2.5 $T_A = -40^{\circ}C$ 1.5 T_A = 25°C 1 0.5 0 0 2 6 8 10 14 16 V_{DD} – Supply Voltage – V

Figure 14

SUPPLY CURRENT




Figure 15

SLEW RATE ٧S SUPPLY VOLTAGE






Figure 16




V_{IC} - Common-Mode Input Voltage - V





UNITY-GAIN BANDWIDTH



0

25 50

Figure 19

T_A - Free-Air Temperature - °C

2.3


1.7

1.1

0.5

-75 - 50 - 25





LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**

FREQUENCY




Figure 21

PHASE MARGIN vs

SUPPLY VOLTAGE




Figure 22

PHASE MARGIN ٧S






Figure 23







PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC2810Z is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply and split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 26. Unity-Gain Amplifier




Figure 27. Noise-Test Circuit




Figure 28. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC2810Z operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 29). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading: therefore, an open-socket reading is not feasible using this method.




Figure 29. Isolation Metal Around Device Inputs (P package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance that can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal



SLOS120A - AUGUST 1993 - REVISED AUGUST 1994

full-power response (continued)

input signal until the maximum frequency above which the output contains significant distortion is found. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 26. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 30). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 30. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices; hence, CMOS devices require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced power supply levels and lower temperatures.



single-supply operation

While the TLC2810Z performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 4 V, thus allowing operation with supply levels commonly available for TTL and CMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a




Figure 31. Inverting Amplifier With Voltage Reference

virtual ground generator such as the TLE2426 (see Figure 31). The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.

The TLC2810Z works well in conjunction with digital logic. However, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 32). Otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate. However, RC decoupling may be necessary in high-frequency applications.




Figure 32. Common Versus Separate Supply Rails

input characteristics

The TLC2810Z is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1 \text{ V}$ at $T_A = 25^{\circ}\text{C}$ and at $V_{DD} - 1.2 \text{ V}$ at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design give the TLC2810Z very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLC2810Z is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 29 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 33).

Unused amplifiers should be connected as grounded voltage followers to avoid possible oscillation.




Figure 33. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC2810Z results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω since bipolar devices exhibit greater noise currents.



feedback

Operational amplifier circuits nearly always employ feedback and, since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 34). The value of this capacitor is optimized empirically.




Figure 34. Compensation for Input Capacitance

electrostatic discharge protection

The TLC2810Z incorporates an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC2810Z inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltages should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.



output characteristics

The output stage of the TLC2810Z is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLC2810Z possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 35). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic), must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor RP acts as a drain load to N4, and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 35. Resistive Pullup to Increase VOH




Figure 36. Test Circuit for Output Characteristics

All operating characteristics of the TLC2810Z are measured using a 20-pF load. The devices can drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 37). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




Figure 37. Effect of Capacitive Loads



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated