

April 1992 Revised May 2005

74ABT162244

16-Bit Buffer/Line Driver with 25 Ω Series Resistors in the Outputs

General Description

The ABT162244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The 25Ω series resistors in the outputs reduce ringing and eliminate the need for external resistors.


Features

- Separate control logic for each nibble
- 16-bit version of the ABT2244
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description
74ABT162244CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL]
74ABT162244CSSX	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74ABT162244CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]
74ABT162244MTDX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]


Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
I ₀ –I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram



Truth Tables

Inj	outs	Outputs
OE ₁	I ₀ -I ₃	O ₀ -O ₃
L	L	L
L	Н	Н
Н	X	Z

In	outs	Outputs
OE₃	I ₈ -I ₁₁	O ₈ -O ₁₁
L	L	L
L	Н	Н
Н	X	Z

In	Inputs		
OE ₂	I ₄ –I ₇	O ₄ -O ₇	
L	L	L	
L	Н	н	
Н	X	Z	


In	puts	Outputs
OE ₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
н	X	Z

- L
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance


Functional Description

The ABT162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagram



Schematic of each Output



Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias -55°C to +150°C -0.5V to +7.0V

V_{CC} Pin Potential to Ground Pin

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to 5.5Vin the HIGH State -0.5V to V_{CC}

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA

Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

-40°C to +85°C Free Air Ambient Temperature Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ($\Delta V/\Delta t$)

50 mV/ns Data Input 20 mV/ns Enable Input

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V_{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V_{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5			V	Min	I _{OH} = -3 mA
		2.0			V	Min	I _{OH} = -32 mA
V_{OL}	Output LOW Voltage			0.8	V	Min	I _{OL} = 12 mA
I _{IH}	Input HIGH Current			1	μА	Max	V _{IN} = 2.7V (Note 3)
				1	μΑ	IVICA	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μА	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-1	μА	Max	V _{IN} = 0.5V (Note 3)
				-1	μΑ	IVICA	V _{IN} = 0.0V
V_{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{OZH}	Output Leakage Current			10	μА	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current			-10	μА	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
Ios	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output High Leakage Current			50	μА	Max	V _{OUT} = V _{CC}
I_{ZZ}	Bus Drainage Test			100	μА	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current			2.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			60	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			2.0	mA	Max	OE _n = V _{CC}
							All Others at V _{CC} or GND
I _{CCT}	Additional I _{CC} /Input Outputs Enabled			3.0	mA		V _I = V _{CC} - 2.1V
	Outputs 3-STATE			3.0	mA	Max	Enable Input V _I = V _{CC} - 2.1V
	Outputs 3-STATE			50	μΑ		Data Input V _I = V _{CC} - 2.1V
							All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load				mA/	Max	Outputs OPEN
	(Note 3)			0.1	MHz	iviax	$\overline{OE}_n = GND$
							One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed, but not tested.

AC Electrical Characteristics


Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5V$ $C_L = 50 \text{ pF}$		V _{CC} = 4.	C to +85°C .5V–5.5V 50 pF	Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation	1.0	2.4	3.9	1.0	3.9	ns
t _{PHL}	Delay Data to Outputs	1.0	3.2	4.7	1.0	4.7	115
t _{PZH}	Output	1.5	3.5	6.3	1.5	6.3	ns
t_{PZL}	Enable Time	1.5	4.2	6.9	1.5	6.9	115
t _{PHZ}	Output	1.0	4.2	6.7	1.0	6.7	200
t_{PLZ}	Disable Time	1.0	3.8	6.7	1.0	6.7	ns

Capacitance

Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0.0V
C _{OUT} (Note 4)	Output Capacitance	9.0	pF	V _{CC} = 5.0V

 $\textbf{Note 4: } C_{OUT} \text{ is measured at frequency } f = 1 \text{ MHz per MIL-STD-883, Method 3012.}$

AC Loading






FIGURE 1. Standard AC Test Load

FIGURE 2. Input Pulse Requirements

3.0V 1 MHz 500 ns 2.5 ns 2.5 n	Amplitude	Rep. Rate	t _W	t _r	t _f
****	3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

AC Waveforms




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 5. Propagation Delay, Pulse Width Waveforms






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms





48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com