

SEMICONDUCTOR TM

FQD3N60 / FQU3N60 600V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

Features

- 2.4A, 600V, $R_{DS(on)} = 3.6\Omega @V_{GS} = 10 V$ Low gate charge (typical 10 nC)
- Low Crss (typical 5.5 pF)
- · Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings T_c = 25°C unless otherwise noted

Symbol	Parameter		FQD3N60 / FQU3N60	Units
V _{DSS}	Drain-Source Voltage		600	V
I _D	Drain Current - Continuous ($T_c = 25^{\circ}C$) - Continuous ($T_c = 100^{\circ}C$)		2.4	А
			1.5	А
I _{DM}	Drain Current - Pulsed	(Note 1)	9.6	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		200	mJ
I _{AR}	Avalanche Current (Note 1)		2.4	А
E _{AR}	Repetitive Avalanche Energy (Note 1)		5.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5	V/ns
P _D	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W
-	Power Dissipation ($T_C = 25^{\circ}C$)		50	W
	- Derate above 25°C	0.4	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
Τ _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

©2000 Fairchild Semiconductor International

April 2000


ТМ

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	600			V
ΔΒV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		0.6		V/°C
IDSS	Zerra Orata Malta era Deraia Orana at	$V_{DS} = 600 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			10	μA
	Zero Gate Voltage Drain Current	V _{DS} = 480 V, T _C = 125°C			100	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$		-	-100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 1.2 A		2.8	3.6	Ω
9fs	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_D = 1.2 \text{ A}$ (Note 4)		2.4		S
C _{iss} C _{oss}	Input Capacitance Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		350 50	450 65	pF pF
C _{oss}	Output Capacitance			50	65	pF
C _{rss}	Reverse Transfer Capacitance			5.5	7.5	pF
Switchi	ing Characteristics					
t _{d(on)}	Turn-On Delay Time	y = 200 y = 2.0 A		10	30	ns
t _r	Turn-On Rise Time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 3.0 \text{ A},$ R _G = 25 Ω		30	70	ns
t _{d(off)}	Turn-Off Delay Time	- KG - 20 32		20	50	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		30	70	ns
Qg	Total Gate Charge	V _{DS} = 480 V, I _D = 3.0 A,		10	13	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 10 \text{ V}$		2.7		nC
	Gate-Drain Charge	(Note 4, 5)		4.9		nC
Q _{gd}	Gale-Drain Charge					
		nd Maximum Ratings				
Drain-S	Source Diode Characteristics an Maximum Continuous Drain-Source Dio				2.4	A
Drain-S	Source Diode Characteristics a	ode Forward Current			2.4 9.6	A
Drain-S I _S I _{SM}	Source Diode Characteristics an Maximum Continuous Drain-Source Dio	ode Forward Current		 		
Q _{gd} Drain-S I _S I _{SM} V _{SD} t _{rr}	Source Diode Characteristics an Maximum Continuous Drain-Source Dio Maximum Pulsed Drain-Source Diode F	ode Forward Current		 210	9.6	А


Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 64mH, I_{Ag} = 2.4A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq 3.0A, di/dt \leq 200A/µs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300µs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

©2000 Fairchild Semiconductor International


FQD3N60 / FQU3N60




©2000 Fairchild Semiconductor International



©2000 Fairchild Semiconductor International




©2000 Fairchild Semiconductor International




FQD3N60 / FQU3N60

FQD3N60 / FQU3N60



©2000 Fairchild Semiconductor International



©2000 Fairchild Semiconductor International

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM E^2 CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FAST[®] FASTrTM GTOTM HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Fairchild Semiconductor		-ſ	tric Cross Reference
find productsProducts groupsAnalog and MixedSignalDiscreteInterfaceLogicMicrocontrollersNon-VolatileMemoryOptoelectronicsMarkets andapplicationsNew productsProduct selection andparametric searchCross-referencesearch	Home >> Find products >> FQD3N60 600V N-Channel QFET Contents General description Features Product. status/pricing/packaging General description These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.	Datasheet Download this datasheet PDF e-mail this datasheet [E- This pagePrint version	Related Links Request samples Dotted line How to order products Dotted line Product Change Notices (PCNs) Dotted line Support Dotted line Distributor and field sales representatives Dotted line Quality and reliability Dotted line Design tools
my Fairchild company	Features		

- 2.4 A, 600 V. R_{DS(ON)} = 3.6 Ω @ V_{GS} = 10 V
 Low gate charge (typical 10 nC).
- Low Crss (typical 5.5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQD3N60TF	Full Production	\$0.62	TO-252(DPAK)	2	TAPE REEL

FQD3N60TM	Full Production	\$0.62	TO-252(DPAK)	2	TAPE REEL
* 1,000 piece Budg	etary Pricing				

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor