# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load 


#### Abstract

General Description The MAX9961/MAX9962 dual, low-power, high-speed, pin electronics driver/comparator/load (DCL) ICs include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. The driver features a wide voltage range and highspeed operation, includes high-impedance and activetermination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed device-under-test (DUT) waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 2 mA of source and sink current. The load facilitates contact/continuity testing and pullup of high-output-impedance devices. The MAX9961A/MAX9962A provide tight matching of offset for the drivers and the comparators, allowing reference levels to be shared across multiple channels in cost-sensitive systems. Use the MAX9961B/MAX9962B for system designs that incorporate independent reference levels for each channel. The MAX9961/MAX9962 provide high-speed, differential control inputs compatible with LVPECL, LVDS, and GTL. The MAX9961/MAX9962 are available with optional internal termination resistors. The open-collector comparator outputs are available with or without internal pullup resistors. The optional internal resistors significantly reduce the discrete component count on the circuit board. A 3-wire, low-voltage, CMOS-compatible serial interface programs the low-leakage, slew-rate limit, and tri-state/ terminate operational configurations of the MAX9961/ MAX9962. The MAX9961/MAX9962s' operating range is -1.5 V to +6.5 V with power dissipation of only 900 mW per channel. The devices are available in a 100 -pin, 14 mm x 14 mm body, and 0.5 mm pitch TQFP. An exposed 8 mm x 8 mm die pad on the top (MAX9961) or bottom (MAX9962) of the package facilitates efficient heat removal. The device is specified to operate with an internal die temperature of $+70^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, and features a die temperature monitor output.


## Applications

Low-Cost Mixed-Signal/System-on-Chip ATE
Commodity Memory ATE
PCI or VXI Programmable Digital Instruments

Features

- Low Power Dissipation: 900mW/Channel (typ)
- High Speed: 500Mbps at 3VP-P
- Programmable 2mA Active-Load Current
- Low Timing Dispersion
- Wide -1.5V to +6.5V Operating Range
- Active Termination (3rd-Level Drive)
- Low-Leakage Mode: 15nA (max)
- Integrated Clamps
- Interface Easily with Most Logic Families
- Integrated PMU Connection
- Digitally Programmable Slew Rate
- Internal Termination Resistors
- Low Offset Error


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE** |
| :--- | :--- | :--- |
| MAX9961ADCCQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9961AGCCQ* | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9961ALCCQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9961BDCCQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9961BGCCQ* | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9961BLCCQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EPR |
| MAX9962ADCCQ $^{*}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |
| MAX9962AGCCQ* | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |
| MAX9962ALCCQ* | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |
| MAX9962BDCCQ* | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |
| MAX9962BGCCQ* $^{*} 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |  |
| MAX9962BLCCQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 100 TQFP-EP |

*Future product-contact factory for availability.
**EPR = Exposed pad reversed (top), EP = exposed pad (bottom).

Pin Configurations appear at end of data sheet.
Selector Guide appears at end of data sheet.

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with 2mA Load 

## ABSOLUTE MAXIMUM RATINGS

| $V_{C C}$ to GND | -0.3V to +11.5V |
| :---: | :---: |
| VEE to GND. | 7.0V to +0.3 V |
| VCC - Vee | -0.3V to +18 V |
| GS to GND | $\pm 1 \mathrm{~V}$ |
| DATA , NDA NLDEN | -2.5 V to +5.0 V |
| DATA_ to ND | DEN_.... $\pm 1.5 \mathrm{~V}$ |
| Vcco to GN | -0.3V to +5V |
| SCLK, DIN, TLDEN | -1.0V to +5V |
| DHV, DLV FORCE | ..-2.5V to +7.5 V |
| DUT, LDH | -2.5 V to +7.5 V |
| CPHV_ to GN | -2.5 V to +8.5 V |
| CPLV_ to GN | ..-3.5V to +7.5 V |
| DHV_to DLV | .......... $\pm 10 \mathrm{~V}$ |

DHV_ to DTV_.................................................................... $\pm 10 \mathrm{~V}$
DLV_to DTV-........................................................................ $\pm 10 \mathrm{~V}$
CHV_or CLV_ to DUT_........................................................ $\pm 10 \mathrm{~V}$
$\mathrm{CH}_{3}, \mathrm{NCH}, \mathrm{C} L, ~ N C L \_$to $\mathrm{GND} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-2.5 V ~ t o ~+5 V ~$
All Other Pins to GND ....................... (VEE $-0.3 \mathrm{~V})$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ DHV, DLV, DTV, CHV, CLV, CPHV, CPLV_Current ... $\pm 10 \mathrm{~mA}$ TEMP Current..................................................-0.5mA to +20 mA DUT_Short Circuit to -1.5 V to +6.5 V ..........................Continuous
Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
MAX9961__CCQ (derate $167 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ... $13.3 \mathrm{~W}^{*}$
MAX9962__CCQ (derate $45.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .... $3.6 \mathrm{~W}^{*}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $125^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
*Dissipation wattage values are based on still air with no heat sink for the MAX9961 and slug soldered to board copper for the MAX9962. Actual maximum allowable power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-5.25 \mathrm{~V}, \mathrm{~V}_{C C O}=+2.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC} 0=0, \mathrm{~V}_{\mathrm{CPH}} \mathrm{V}_{-}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {LDH }}=\mathrm{V}_{\mathrm{LDL}}=0, \mathrm{~V}_{\mathrm{GS}}=0, \mathrm{~T}_{\mathrm{J}}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T} J=+70^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Positive Supply | V CC |  | 9.5 | 9.75 | 10.5 | V |
| Negative Supply | $\mathrm{V}_{\mathrm{EE}}$ |  | -6.5 | -5.25 | -4.5 | V |
| Positive Supply Current (Note 2) | Icc | $\mathrm{V}_{\text {LDH_ }}=\mathrm{V}_{\text {LDL }}=0$ |  | 90 | 110 | mA |
|  |  | $\mathrm{V}_{\text {LDH_ }}=\mathrm{V}_{\text {LDL_ }}=5 \mathrm{~V}$ |  | 100 | 120 |  |
| Negative Supply Current (Note 2) | Iee | $\mathrm{V}_{\text {LDH_ }}=\mathrm{V}_{\text {LDL }}=0$ |  | -180 | -200 | mA |
|  |  | $\mathrm{V}_{\text {LDH_ }}=\mathrm{V}_{\text {LDL }}=5 \mathrm{~V}$ |  | -190 | -210 |  |
| Power Dissipation | PD | (Notes 2, 3) |  | 1.8 | 2.1 | W |
| DUT_CHARACTERISTICS |  |  |  |  |  |  |
| Operating Voltage Range | VDUT | (Note 4) | -1.5 |  | +6.5 | V |
| Leakage Current in High-Impedance Mode | IDUT | LLEAK $=0,0 \leq \mathrm{V}_{\text {DUT }} \leq 3 \mathrm{~V}$ |  |  | $\pm 1.5$ | $\mu \mathrm{A}$ |
|  |  | LLEAK $=0, \mathrm{~V}_{\text {DUT_- }}=-1.5 \mathrm{~V},+6.5 \mathrm{~V}$ |  |  | $\pm 3$ |  |
| Leakage Current in Low-Leakage Mode |  |  |  |  | $\pm 15$ | nA |
|  |  | $\begin{aligned} & \text { LLEAK }=1, \mathrm{~V}_{\text {DUT }}=6.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CHV}}=\mathrm{V}_{\text {CLV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {LDH_ }}=\mathrm{V}_{\text {LDL }}=0,5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ |  |
| Combined Capacitance | Cdut | Driver in term mode (DUT_= DTV) |  | 1 |  | pF |
|  |  | Driver in high-impedance mode |  | 5 |  |  |
| Low-Leakage Enable Time |  | (Notes 5, 7) |  | 20 |  | $\mu \mathrm{s}$ |

# Dual，Low－Power，500Mbps ATE Drivers／Comparators with $2 m A$ Load 

## ELECTRICAL CHARACTERISTICS（continued）

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.25 \mathrm{~V}, \mathrm{VCCO}_{-}=+2.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SCO}=0, \mathrm{~V}_{\mathrm{CPH}} \mathrm{V}_{-}=+7.2 \mathrm{~V}, \mathrm{~V}_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {LDH }}=\mathrm{V}_{\text {LDL }}=0, \mathrm{VGS}=0, \mathrm{TJ}=\right.$ $+85^{\circ} \mathrm{C}$ ，unless otherwise noted．All temperature coefficients are measured at $\mathrm{TJ}=+70^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ ，unless otherwise noted．）（Note 1）

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low－Leakage Disable Time |  | （Notes 6，7） |  | 20 |  | $\mu \mathrm{s}$ |
| Low－Leakage Recovery |  | Time to return to the specified maximum leakage after a $3 \mathrm{~V}, 4 \mathrm{~V} / \mathrm{ns}$ step at DUT＿ （Note 7） |  | 15 |  | $\mu \mathrm{s}$ |
| LEVEL PROGRAMMING INPUTS（DHV，DLV，DTV，CHV，CLV，CPHV，CPLV，COM」，LDH，LDL＿） |  |  |  |  |  |  |
| Input Bias Current | IBIAS |  |  |  | $\pm 25$ | $\mu \mathrm{A}$ |
| Settling Time |  | To 0．1\％of full－scale change（Note 7） |  | 1 |  | $\mu \mathrm{s}$ |
| DIFFERENTIAL CONTROL INPUTS（DATA」，NDATA，RCV，NRCV，LDEN＿，NLDEN＿） |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.85 |  | 3.50 | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | －0．20 |  | ＋3．10 | V |
| Differential Input Voltage | V DIFF |  | $\pm 0.15$ |  | $\pm 1.00$ | V |
| Input Bias Current |  | MAX996＿＿DCCQ， |  |  | $\pm 25$ | $\mu \mathrm{A}$ |
| Input Termination Voltage | VtDATA <br> $V_{\text {TRCV }}$ <br> VTLDEN | MAX996＿＿GCCQ，MAX996＿＿LCCQ | －0．2 |  | ＋3．5 | V |
| Input Termination Resistor |  | MAX996＿＿GCCQ，MAX996＿＿LCCQ， between signal and corresponding termination voltage input | 48 |  | 52 | $\Omega$ |
| SINGLE－ENDED CONTROL INPUTS（ $\overline{\mathrm{CS}}, \mathrm{SCLK}$ ，DIN，$\overline{\mathrm{RST}})$ |  |  |  |  |  |  |
| Internal Threshold Reference | $\mathrm{V}_{\text {THRINT }}$ |  | 1.05 | 1.25 | 1.45 | V |
| Internal Reference Output Resistance | Ro |  |  | 20 |  | k $\Omega$ |
| External Threshold Reference | VTHR |  | 0.43 |  | 1.73 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} \mathrm{V}_{\text {THR }}+ \\ 0.20 \end{gathered}$ |  | 3.5 | V |
| Input Low Voltage | VIL |  | －0．1 |  | $\begin{gathered} V_{\text {THR }}- \\ 0.20 \end{gathered}$ | V |
| Input Bias Current | IB |  |  |  | $\pm 25$ | $\mu \mathrm{A}$ |
| SERIAL INTERFACE TIMING（Figure 4） |  |  |  |  |  |  |
| SCLK Frequency | fSCLK |  |  |  | 50 | MHz |
| SCLK Pulse－Width High | tch |  | 8 |  |  | ns |
| SCLK Pulse－Width Low | tCL |  | 8 |  |  | ns |
| $\overline{\overline{C S}}$ Low to SCLK High Setup | tCSSO |  | 3.5 |  |  | ns |
| $\overline{\overline{C S}}$ High to SCLK High Setup | tCSS1 |  | 3.5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | tCSH1 |  | 3.5 |  |  | ns |
| DIN to SCLK High Setup | tDS |  | 3.5 |  |  | ns |
| DIN to SCLK High Hold | tDH |  | 3.5 |  |  | ns |
| $\overline{\text { CS Pulse－Width High }}$ | tcswh |  | 20 |  |  | ns |

## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+2.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC} 0=0, \mathrm{~V}_{\mathrm{CPHV}}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {LDH }}=\mathrm{V}_{\mathrm{LDL}}=0, \mathrm{~V}_{\mathrm{GS}}=0, \mathrm{~T}_{\mathrm{J}}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{TJ}=+70^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.25 \mathrm{~V}, \mathrm{~V} C C O=+2.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SCO}=0, \mathrm{~V}_{\mathrm{CPHV}}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{VLDH}_{-}=\mathrm{V}_{\mathrm{LDL}}=0, \mathrm{VGS}=0, \mathrm{~T}_{\mathrm{J}}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C} \overline{\mathrm{t}}+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Settling Time to Within 25 mV |  | 3V step (Note 14) |  | 10 |  | ns |
| Settling Time to Within 5mV |  | 3V step (Note 14) |  | 20 |  | ns |
| TIMING CHARACTERISTICS ( $\mathrm{Z}_{\mathrm{L}}=50 \Omega$ ) (Note 15) |  |  |  |  |  |  |
| Prop Delay, Data to Output | tpDD |  |  | 2.2 |  | ns |
| Prop Delay Match, tLH vs. thL |  | 3VP-P |  | $\pm 50$ |  | ps |
| Prop Delay Match, Drivers Within Package |  | (Note 16) |  | 40 |  | ps |
| Prop Delay Temperature Coefficient |  |  |  | +3 |  | ps $/{ }^{\circ} \mathrm{C}$ |
| Prop Delay Change vs. Pulse Width |  | $3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 40 \mathrm{MHz}, 2.5 \mathrm{~ns} \text { to } 22.5 \mathrm{~ns} \text { pulse width, }}^{\text {, }}$ relative to 12.5 ns pulse width |  | $\pm 60$ |  | ps |
| Prop Delay Change vs. Common-Mode Voltage |  | $\mathrm{V}_{\text {DHV }}{ }^{-} \mathrm{V}_{\text {DLV }}=1 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=0$ to 6 V |  | 85 |  | ps |
| Prop Delay, Drive to High Impedance | tPDDZ | $\mathrm{V}_{\text {DHV }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.0 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=0$ |  | 3.1 |  | ns |
| Prop Delay, High Impedance to Drive | tPDZD | $\mathrm{V}_{\text {DHV }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.0 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=0$ |  | 3.2 |  | ns |
| Prop Delay, Drive to Term | tPDDT | $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$ |  | 2.4 |  | ns |
| Prop Delay, Term to Drive | tPDTD | $\mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$ |  | 2.1 |  | ns |
| DYNAMIC PERFORMANCE ( $\mathrm{Z}_{\mathrm{L}}=50 \Omega$ ) |  |  |  |  |  |  |
| Rise and Fall Time | $t_{R}, t_{F}$ | 0.2VP-P, 20\% to 80\% |  | 0.37 |  | ns |
|  |  | $1 \mathrm{~V}_{\text {P-P, }} 10 \%$ to $90 \%$ |  | 0.63 |  |  |
|  |  | $3 \mathrm{VP}_{\text {P-P, }} 10 \%$ to $90 \%$ | 1.0 | 1.2 | 1.5 |  |
|  |  | $5 \mathrm{VP-P}, 10 \%$ to $90 \%$ |  | 2.0 |  |  |
| Rise- and Fall-Time Match | tR vs. $\mathrm{tF}_{\text {F }}$ | $3 \mathrm{~V}_{\text {P-P, }} 10 \%$ to 90\% |  | $\pm 0.03$ |  | ns |
| SC1 $=0, \mathrm{SC} 0=1$ Slew Rate |  | Percent of full speed (SC0 = SC1 = 0), 3VP-P, 20\% to 80\% |  | 75 |  | \% |
| $\mathrm{SC} 1=1, \mathrm{SC} 0=0$ Slew Rate |  | Percent of full speed (SC0 = SC1 = 0), 3VP-P, 20\% to 80\% |  | 50 |  | \% |
| SC1 = 1, SC0 = 1 Slew Rate |  | Percent of full speed (SC0 = SC1 = 0), 3VP-P, 20\% to 80\% |  | 25 |  | \% |
| Minimum Pulse Width (Note 17) |  | $0.2 V_{\text {P-P }}$ |  | 0.65 |  | ns |
|  |  | 1VP-P |  | 1.0 |  |  |
|  |  | 3VP-P |  | 2.0 |  |  |
|  |  | $5 \mathrm{VPP}_{\text {P- }}$ |  | 2.9 |  |  |
| Data Rate (Note 18) |  | 0.2VP-P |  | 1700 |  | Mbps |
|  |  | 1VP-P |  | 1000 |  |  |
|  |  | 3VP-P |  | 500 |  |  |
|  |  | $5 \mathrm{VP-P}$ |  | 350 |  |  |

## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with 2mA Load

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VCC}=+9.75 \mathrm{~V}, \mathrm{VEE}_{\mathrm{EE}}=-5.25 \mathrm{~V}, \mathrm{VCCO}_{-}=+2.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{\mathrm{CPHV}}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDH}}^{-}=\mathrm{V}_{\mathrm{LDL}}=0, \mathrm{VGS}=0, \mathrm{TJ}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C} \overline{\mathrm{to}}+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} C C=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.25 \mathrm{~V}, \mathrm{~V} C C O=+2.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SC} 0=0, \mathrm{~V}_{\mathrm{CPH}} \mathrm{V}_{-}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDH}}=\mathrm{V}_{\mathrm{LDL}}=0, \mathrm{VGS}=0, \mathrm{~T}_{\mathrm{J}}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}=+70^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Prop Delay Dispersion vs. Pulse Width |  | 2.5 ns to 22.5 ns pulse width, relative to 12.5 ns pulse width |  |  | $\pm 40$ |  |  | ps |
| Prop Delay Dispersion vs. Slew Rate |  | $0.5 \mathrm{~V} / \mathrm{ns}$ to $2 \mathrm{~V} / \mathrm{ns}$ slew rate |  |  |  | 100 |  | ps |
| Waveform Tracking 10\% to 90\% |  | $\mathrm{V}_{\text {DUT_ }}=1.0 \mathrm{~V}_{\text {P-P }}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=$ 1.Ons, $10 \%$ to $90 \%$ relative to timing at $50 \%$ point |  | Term mode |  | 250 |  | ps |
|  |  |  |  | High-impedance mode |  | 500 |  |  |
| LOGIC OUTPUTS (CH, NCH, CL, NCL_) |  |  |  |  |  |  |  |  |
| VCCO_Voltage Range | Vvcco_ |  |  |  | 0 |  | 3.5 | V |
| Output Low-Voltage Compliance |  | Set by IoL, RTERM, and VCCO_ |  |  | -0.5 |  |  | V |
| Output High Current | IOH | MAX996__DCCQ, MAX996__GCCQ |  |  | -0.05 | 0 | +0.10 | mA |
| Output Low Current | IOL | MAX996__DCCQ, MAX996__GCCQ |  |  | 7.6 | 8 | 8.4 | mA |
| Output High Voltage | VOH | $\begin{aligned} & I_{\mathrm{ICH}}=\mathrm{I}_{\mathrm{NCH}}=\mathrm{I}_{\mathrm{CL}}=\mathrm{I}_{\mathrm{NCL}}=0, \\ & \text { MAX996_LCCQ } \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCO}}- \\ 0.05 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCO}}- \\ 0.005 \end{gathered}$ |  | V |
| Output Low Voltage | VoL | $\begin{aligned} & I_{C H}=I_{N C H}=I_{C L}=I_{N C L}=0, \\ & \text { MAX } 996 \text { __LCCQ } \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V} \text { Cco_- } \\ 0.4 \end{gathered}$ |  |  | V |
| Output Voltage Swing |  | $\begin{aligned} & I_{C H}=I_{N C H}=I_{C L}=I_{N C L}=0, \\ & \text { MAX } 996 \text { __LCCQ } \end{aligned}$ |  |  | 360 | 390 | 440 | mV |
| Output Termination Resistor | RTERM | Single-ended measurement from $\mathrm{V}_{\mathrm{CCO}}$ _to CH, NCH, CL, NCL, MAX996__LCCQ |  |  | 48 |  | 52 | $\Omega$ |
| Differential Rise Time | tR | 20\% to 80\% | MAX996 <br> MAX996 <br> RTERM $=50$ | $\begin{aligned} & \mathrm{DCCQ}, \\ & \mathrm{GCCQ}, \end{aligned}$ <br> $\Omega$ at end of line | 280 |  |  | ps |
|  |  |  | MAX996__L | CCQ |  | 280 |  |  |
| Differential Fall Time | $\mathrm{tF}_{\mathrm{F}}$ | 20\% to 80\% | MAX996 <br> MAX996 <br> RTERM $=50$ | $\begin{aligned} & \text { DCCQ, } \\ & \text { GCCQ, } \\ & \Omega \text { at end of line } \end{aligned}$ | 280 |  |  | ps |
|  |  |  | MAX996_L | CCQ |  | 280 |  |  |
| CLAMPS |  |  |  |  |  |  |  |  |
| High-Clamp Input Voltage Range | $\mathrm{V}_{\text {CPH }}$ |  |  |  | -0.3 |  | +7.5 | V |
| Low-Clamp Input Voltage Range | $\mathrm{V}_{\text {CPL }}$ |  |  |  | -2.5 |  | +5.3 | V |
| Clamp Offset Voltage | Vos | At DUT_ with IDUT_ $=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV }}=0$ |  |  |  |  | $\pm 100$ | mV |
|  |  | At DUT_ with IDUT_ $=-1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV_ }}=0$ |  |  |  |  | $\pm 100$ |  |
| Offset-Voltage Temperature Coefficient |  |  |  |  | $\pm 0.5$ |  |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Clamp Power-Supply Rejection <br> Ratio (Note 11) | PSRR | $\mathrm{I}_{\text {DUT_ }}=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV_ }}=0$ |  |  |  | 54 |  | dB |
|  |  | $\mathrm{I}_{\text {DUT_ }}=-1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV_ }}=0$ |  |  | 54 |  |  |  |
| Voltage Gain | Av |  |  |  | 0.96 |  | 1.00 | V/V |

## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load

## ELECTRICAL CHARACTERISTICS (continued)

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{TJ}=+70^{\circ} \mathrm{C} \overline{\mathrm{to}}+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage-Gain Temperature Coefficient |  |  |  | -100 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Clamp Linearity |  | $\begin{aligned} & l_{\text {ldUT_ }}=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV }}=-1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {CPHV_ }}=-0.3 \mathrm{~V} \text { to }+6.5 \mathrm{~V} \end{aligned}$ |  | $\pm 10$ |  | mV |
|  |  | $\begin{aligned} & \text { IDUT_ }=-1 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV }}=6.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CPLV}}=-1.5 \mathrm{~V} \text { to }+5.3 \mathrm{~V} \end{aligned}$ |  | $\pm 10$ |  |  |
| Short-Circuit Output Current | ISCDUT_ | $\begin{aligned} & \mathrm{V}_{\text {CPLV_ }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {CPHV }}=0, \\ & \mathrm{~V}_{\text {DUT_ }}=6.5 \mathrm{~V} \end{aligned}$ | 50 |  | 95 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {CPLV_ }}=5 \mathrm{~V}, \mathrm{~V}_{\text {CPHV }}=6.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DUT_- }}=-1.5 \mathrm{~V} \end{aligned}$ | -95 |  | -50 |  |
| Clamp DC Impedance | Rout | $\begin{aligned} & \mathrm{V}_{\text {CPHV }}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=0, \\ & \mathrm{I}_{\mathrm{CO}}== \pm 5 \mathrm{~mA} \text { and } \pm 15 \mathrm{~mA} \end{aligned}$ | 50 |  | 55 | $\Omega$ |


| COMMUTATION AMPLIFIER ( $\mathrm{V}_{\text {COM }}=+2.5 \mathrm{~V}$, ISOURCE $=\mathrm{ISINK}^{\text {a }}$ ( $2 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}>1 \mathrm{M} \Omega$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM_Voltage Range | VCOM |  | -1.5 |  | +5.7 | V |
| COM_Offset Voltage | Vos |  |  |  | $\pm 100$ | mV |
| Offset-Voltage Temperature Coefficient |  |  |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| COM_Voltage Gain | Av | $\mathrm{V}_{\text {COM }}=0,4.5 \mathrm{~V}$ | 0.98 |  | 1.00 | V/V |
| Voltage-Gain Temperature Coefficient |  |  |  | -20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| COM_Linearity Error |  | $\mathrm{V}_{\text {COM }}=-1.5 \mathrm{~V},+5.7 \mathrm{~V}$ (Note 9) |  | $\pm 2$ | $\pm 15$ | mV |
| COM_Output Voltage PowerSupply Rejection Ratio | PSRR |  | 40 |  |  | dB |
| OUTPUT CHARACTERISTICS (ISOURCE $=$ ISINK $=2 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}>1 \mathrm{M} \Omega$ ) |  |  |  |  |  |  |
| Differential Voltage Range |  | VDUT_- VCOM | -7.2 |  | +8.0 | V |
| Output Resistance, Sink or Source | Ro | $V_{\text {DUT_ }}=4.5 \mathrm{~V}, 6.5 \mathrm{~V}$ with $\mathrm{V}_{\text {COM_ }}=-1.5 \mathrm{~V}$, and <br> $\mathrm{V}_{\text {DUT_ }}=-1.5 \mathrm{~V},+0.5 \mathrm{~V}$ with $\mathrm{V}_{\text {COM }}=5.7 \mathrm{~V}$ | 200 | 500 |  | k $\Omega$ |
| Output Resistance, Linear Region | Ro | IDUT $_{-}= \pm 1 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=+2.5 \mathrm{~V}$ |  | 60 |  | $\Omega$ |
| Deadband |  | 95\% ISOURCE to $95 \%$ ISINK, $\mathrm{V}_{\text {COM }}=+2.5 \mathrm{~V}$ |  | 310 | 450 | mV |
| SOURCE CURRENT (VDUT_ $=+5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=+2.5 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Maximum Source Current |  | $\mathrm{V}_{\text {LDL }}=5.5 \mathrm{~V}$ | 2.1 | 2.2 | 2.3 | mA |
| Source Programming Gain | ATC | $\mathrm{V}_{\text {LDL_ }}=1.25 \mathrm{~V}, 5 \mathrm{~V}$ | 392 | 400 | 408 | $\mu \mathrm{A} / \mathrm{V}$ |
| Source Current Offset (Combined Offset of LDL_ and GS) | los | VLDL_ $=20 \mathrm{mV}$ | -5 |  | +10 | $\mu \mathrm{A}$ |
| Source-Current Temperature Coefficient |  | $\mathrm{V}_{\text {LDL_ }}=100 \mathrm{mV}$ |  | -0.02 |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\text {LDL }}=5 \mathrm{~V}$ |  | -0.3 |  |  |

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load 

## ELECTRICAL CHARACTERISTICS (continued)

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{TJ}=+70^{\circ} \mathrm{C} \overline{\mathrm{to}}+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Source-Current Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\text {LDL }}=100 \mathrm{mV}$ |  |  | $\pm 0.7$ | $\pm 4$ | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\text {LDL }}=5 \mathrm{~V}$ |  |  | $\pm 3$ | $\pm 100$ |  |
| Source-Current Linearity (Note 25) |  | $\mathrm{V}_{\text {LDL }}=100 \mathrm{mV}, 1.25 \mathrm{~V}, 5 \mathrm{~V}$ |  |  | $\pm 2$ | $\pm 10$ | $\mu \mathrm{A}$ |
| SINK CURRENT ( $\mathrm{V}_{\text {DUT }}=0, \mathrm{~V}_{\text {COM }}=+2.5 \mathrm{~V}$ ) |  |  |  |  |  |  |  |
| Maximum Sink Current |  | $\mathrm{V}_{\text {LDH_ }}=5.5 \mathrm{~V}$ |  | -2.3 | -2.2 | -2.1 | mA |
| Sink Programming Gain | ATC | $\mathrm{V}_{\text {LDH_ }}=1.25 \mathrm{~V}$ to 5 V |  | -408 | -400 | -392 | mA/V |
| Sink Current Offset (Combined Offset of LDH_ and GS) | los | VLDH_ $=20 \mathrm{mV}$ |  | -10 |  | +5 | $\mu \mathrm{A}$ |
| Sink-Current Temperature Coefficient |  | $\mathrm{V}_{\text {LDH_ }}=100 \mathrm{mV}$ |  |  | +0.05 |  | $\mathrm{A}^{\circ}{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\text {LDH }}=5 \mathrm{~V}$ |  |  | +0.4 |  |  |
| Sink-Current Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\text {LDH_ }}=100 \mathrm{mV}$ |  |  | $\pm 1.3$ | $\pm 4$ | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\text {LDH_ }}=5 \mathrm{~V}$ |  |  | $\pm 3.7$ | $\pm 100$ |  |
| Sink-Current Linearity |  | VLDH_ $=100 \mathrm{mV}$, $1.25 \mathrm{~V}, 5 \mathrm{~V}$ ( Note 25) |  |  | $\pm 10$ | $\pm 25$ | $\mu \mathrm{A}$ |
| GROUND SENSE (GS) |  |  |  |  |  |  |  |
| Voltage Range | VGS | Verified by GS common-m | de error test | $\pm 250$ |  |  | mV |
| Common-Mode Error |  | $\begin{aligned} & \text { VDUT_= } 0, \mathrm{~V}_{\mathrm{COM}}=+2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GS}}= \pm 250 \mathrm{mV}, \mathrm{~V}_{\text {LDH_}}-\mathrm{V}_{G S}=2.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {DUT_ }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=+2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GS}}= \pm 250 \mathrm{mV}, \mathrm{~V}_{\text {LDL_ }}-\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 5$ |  |
| Input Bias Current |  | $\mathrm{V}_{\mathrm{GS}}=0$ |  |  |  | $\pm 25$ | $\mu \mathrm{A}$ |
| AC CHARACTERISTICS ( $\mathrm{Z}_{\mathrm{L}}=50 \Omega$ to GND) |  |  |  |  |  |  |  |
| Enable Time (Note 26) | ten | ISOURCE $=2 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=-1.5 \mathrm{~V}$ |  |  | 2.5 |  | ns |
|  |  | $\mathrm{I}_{\text {SINK }}=2 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=+1.5 \mathrm{~V}$ |  |  | 2.2 |  |  |
| Disable Time (Note 26) | tois | ISOURCE $=2 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=-1.5 \mathrm{~V}$ |  |  | 1.7 |  | ns |
|  |  | $\mathrm{I}_{\text {SINK }}=2 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=+1.5 \mathrm{~V}$ |  |  | 1.7 |  |  |
| Current Settling Time on Commutation |  | $\text { ISOURCE }=\operatorname{ISINK~}=500 \mu \mathrm{~A}$ <br> (Notes 7 and 27) | To 10\% |  | 0.4 |  | ns |
|  |  |  | To 1\% |  | 1.1 |  |  |
| Spike During Enable/Disable Transition |  | $\mathrm{I}_{\text {SOURCE }}=\mathrm{I}_{\text {SINK }}=2 \mathrm{~mA}, \mathrm{~V}_{\text {COM }}=0$ |  |  | 30 |  | mV |

Note 1: All minimum and maximum limits are $100 \%$ production tested. Tests are performed at nominal supply voltages unless otherwise noted.
Note 2: Total for dual device at worst-case setting; driver enabled and load disabled. $R_{L} \geq 10 M \Omega$. The supply currents are measured with typical supply voltages.
Note 3: Does not include internal dissipation of the comparator outputs. For MAX996__LCCQ, additional power dissipation is typically (32mA) x (Vvcco).
Note 4: Externally forced voltages can exceed this range provided that the Absolute Maximum Ratings are not exceeded.
Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
Note 6: Transition time from LLEAK being deasserted to output returning to normal operating mode.
Note 7: Based on simulation results only.
Note 8: With the exception of Offset and Gain/CMRR tests, reference input values are calibrated for offset and gain.
Note 9: Relative to straight line between 0 and 4.5 V .

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m$ A Load 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-5.25 \mathrm{~V}, \mathrm{~V}_{C C O}=+2.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{\mathrm{CPHV}}=+7.2 \mathrm{~V}, \mathrm{~V}_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {LDH }}=\mathrm{V}_{\text {LDL }}=0, \mathrm{~V}_{\mathrm{GS}}=0, \mathrm{TJ}=\right.$ $+85^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C} \overline{\mathrm{to}}+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

Note 10: Specifications measured at the end points of the full range. Full ranges are $-1.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DH}} \mathrm{V}_{-} \leq+6.5 \mathrm{~V},-1.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DLV}} \leq+6.3 \mathrm{~V}$, $-1.5 \mathrm{~V} \leq$ VDTV $\leq+6.5 \mathrm{~V}$.
Note 11: Change in offset voltage with power supplies independently set to their minimum and maximum values.
Note 12: Nominal target value is $50 \Omega$. Contact factory for alternate trim selections within the $45 \Omega$ to $51 \Omega$ range.
Note 13: $V_{D T V}=+1.5 \mathrm{~V}, R_{S}=50 \Omega$. External signal driven into $T$-line is a 0 to +3 V edge with 1.2 ns rise time ( $10 \%$ to $90 \%$ ). Measurement is made using the comparator.
Note 14: Measured from the crossing point of DATA_inputs to the settling of the driver output.
Note 15: Prop delays are measured from the crossing point of the differential input signals to the $50 \%$ point of the expected output swing. Rise time of the differential inputs DATA_ and RCV_ is 250 ps ( $10 \%$ to $90 \%$ ).
Note 16: Rising edge to rising edge or falling edge to falling edge.
Note 17: Specified amplitude is programmed. At this pulse width, the output reaches at least $95 \%$ of its nominal (DC) amplitude. The pulse width is measured at DATA.
Note 18: Specified amplitude is programmed. Maximum data rate is specified in transitions per second. A square wave that reaches at least $95 \%$ of its programmed amplitude may be generated at one-half this frequency.
Note 19: Crosstalk from either driver to the other. Aggressor channel is driving 3 Vp-p into a $50 \Omega$ load. Victim channel is in term mode with VDTV_ $=+1.5 \mathrm{~V}$.
Note 20: Indicative of switching speed from DHV_ or DLV_ to DTV_ and DTV_ to DHV_ or DLV_ when VDLV_ < VDTV_ < VDHV_. If VDTV_ < VDLV_ or VDTV_> VDHV, switching speed is degraded by a factor of approximately 3.
Note 21: Change in offset voltage over the input range.
Note 22: Unless otherwise noted, all propagation delays are measured at $40 \mathrm{MHz}, \mathrm{V}_{\text {DUT }}=0$ to $+2 \mathrm{~V}, \mathrm{~V}_{C H V}=\mathrm{V}_{C L V}=+1 \mathrm{~V}$, slew rate $=2 \mathrm{~V} / \mathrm{ns}, Z_{S}=50 \Omega$, driver in term mode with $\mathrm{V}_{\mathrm{DTV}}=0$. Comparator outputs are terminated with $50 \Omega$ to $\bar{G} N D$ at scope input with $\mathrm{V}_{\mathrm{CCO}}=2 \mathrm{~V}$. Open-collector outputs are also terminated (internally or externally) with RTERM $=50 \Omega$ to $\mathrm{V}_{\mathrm{CCO}}$. Measured from $\bar{V}_{\text {DUT_ }}$ crossing calibrated CHV_/ CLV_threshold to crossing point of differential outputs.
Note 23: VDUT_ $=0$ to $+1 \mathrm{~V}, \mathrm{~V}_{C H} \mathrm{~V}_{-}=\mathrm{V}_{\text {CLV }}=+0.5 \mathrm{~V}$. At this pulse width, the output reaches at least $90 \%$ of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
Note 24: Relative to propagation delay at $\mathrm{V}_{C H V}=\mathrm{V}_{C L V_{-}}=+1.5 \mathrm{~V}$. $\mathrm{V}_{\text {DUT }}=200 \mathrm{mV}$ P-p. Overdrive $=100 \mathrm{mV}$.
Note 25: Relative to straight line between 0.5 V and 2.5 V .
Note 26: Measured from crossing of input signals to the $10 \%$ point of the output voltage change.
Note 27: $\mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{Z}_{\mathrm{S}}=50 \Omega$, driving voltage $=3 \mathrm{~V}$ to 0 transition and 0 to 3 V transition. Settling time is measured from VDUT_ $=1.5 \mathrm{~V}$ to ISINK or ISOURCE settling within specified tolerance.

Typical Operating Characteristics


# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load 

Typical Operating Characteristics (continued)





CROSSTALK TODUT_FROM DLV_ WTHDUT_= DHN


DRIVER UNEARITY ERROR
vs. OUIPUT VOLTACE


CROSSTALKTODUT_FROM DHN_ WTHDUT_= DLV_


DRIVER UNEARITY ERROR
vs. OUIPUT VOLTACE


CROSSTALKTODUT_FROM DTV_ WTHDUT_= DHN


## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load





Typical Operating Characteristics (continued)

CROSSTALKTODUT_FROM DLV_ WTHDUT_= DTV_ $^{2}$



COMPARATOR FAШNGEDGE TIMING VARIATION vs. COMMON-MODE VOLTAGE


CROSSTALKTODUT_FROM DHN_ WTHDUT_= DTV


COMPARATOR OFFSET vs. COMMON-MODE VOLTACE


COMPARATOR TIMING VARIATION vs. OVERDRIVE


# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load 

Typical Operating Characteristics (continued)


COMPARATOR DIFFBRENIAL OUIPUT RESPONSE

$\mathrm{t}=2.50 \mathrm{~ns} /$ div
$V_{\text {DUT }}=0$ TO 3V PULSE, $V_{C H V}=V_{C L V}=+1.5 \mathrm{~V}$ EXTERNAL LOAD $=50 \Omega$

$V_{\text {DUT_ }}=0$ TO 3V SQUARE WAVE
$\mathrm{R}_{\mathrm{S}}=\overline{2} 5 \Omega$
$\mathrm{V}_{\text {CPLV_ }}=-0.1 \mathrm{~V}, \mathrm{~V}_{\text {CPHV_ }}=+3.1 \mathrm{~V}$


$\mathrm{t}=2.50 \mathrm{~ns} /$ div



COMPARATOR OFFSET vs. TEMPERATURE


ACTIVE-LOAD UNEARITY ERROR IDU_ vs. VIDH


## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load

Typical Operating Characteristics (continued)


CLAMP CURRENT vs. DIFFERENCE VOLTAGE

 vs. INPUT VOLTACE



CLAMP CURRENT vs. DIFFERENCE VOTACE


COMPARATORR R
INPUT CURRENT vs. INPUT VOTAGE



HGHIMPEDANCE-TOLOW-LEAKACE TRANSITION


INPUT CURRENT vs. INPUT VOLTAGE, CPHN_


## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load

Typical Operating Characteristics (continued)


SUPPLY CURRENT, Iocvs. V

$A: V_{D U T}=V_{D T V}=1.5 V, V_{D H V}=3 V, V_{D L V}=0$,
$\mathrm{V}_{\mathrm{CHV}}{ }^{-}=\mathrm{V}_{\mathrm{CLV}}=0, \mathrm{~V}_{\text {CPHV }}=7.2 \mathrm{~V}$,
$V_{\text {CPL }} \bar{V}=-2.2 \bar{V}, V_{\text {LDH }}=V_{\text {LDL }}=0$
B: SAMEAS'A' EXCEPTV $\bar{V}_{\text {LDH }}=V_{L D L}=5 \mathrm{~V}$
C: SAME AS 'A' EXCEPT DRIVER DISABLED HIGH-Z AND LOAD ENABLED
D: SAMEAS 'C' EXCEPT VLDH $=V_{\text {LDL }}=5 \mathrm{~V}$
E: SAME AS 'A' EXCEPT LOW-LEAKAGE MODE ASSERTED
F: SAMEAS'E EXCEPT VLDH $=V_{L D L}=5 \mathrm{~V}$
Ioc vs. TEMPGRATURE


$A: V_{D U T}=V_{D T V_{-}}=1.5 \mathrm{~V}, V_{D H V}=3 V, V_{D L V}=0$,
$V_{C H V}=V_{C L V}=0, V_{C P H V}=7.2 \mathrm{~V}$,
$V_{\text {CPLV }}=-2.2 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {LDH_ }}=\bar{V}_{\text {LDL_ }_{-}}=0$
B: SAMEAS 'A' EXCEPT $\bar{V}_{L D H}=V_{L D L}=5 \mathrm{~V}$
C: SAME AS 'A' EXCEPT DRIVER DISAB̄̄ED HIGH-Z AND LOAD ENABLED
D: SAMEAS 'C' EXCEPT VLDH $=V_{L D L}=5 \mathrm{~V}$
E: SAME AS 'A' EXCEPT LOW-L̄EAKAGĒMODE ASSERTED
F: SAMEAS 'E EXCEPT $V_{L_{L D H}}=V_{L D L}=5 \mathrm{~V}$
IEE vs. TEMPERATURE


## Dual, Low-Power, 500 Mbps

 ATE Drivers/Comparators with $2 m$ A Load

Figure 1. Drive and Term Timing
Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX9961 | MAX9962 |  |  |
| 1 | 25 | TEMP | Temperature Monitor Output |
| $\begin{aligned} & 2,9,12,14, \\ & 17,24,35, \\ & 45,46,60 \\ & 80,81,91 \end{aligned}$ | $\begin{aligned} & 2,9,12,14, \\ & 17,24,35 \\ & 45,46,66 \\ & 80,81,91 \end{aligned}$ | VEE | Negative Power-Supply Input |
| $\begin{gathered} 3,5,10,16, \\ 21,23,25, \\ 34,43,44, \\ 82,83,92 \end{gathered}$ | $\begin{aligned} & 1,3,5,10, \\ & 16,21,23, \\ & 34,43,44, \\ & 82,83,92 \end{aligned}$ | GND | Ground Connection |
| $\begin{gathered} 4,11,15 \\ 22,33,41, \\ 42,66,84, \\ 85,93 \end{gathered}$ | $\begin{gathered} 4,11,15, \\ 22,33,41 \text {, } \\ 42,60,84, \\ 85,93 \end{gathered}$ | VCC | Positive Power-Supply Input |
| 6 | 20 | FORCE1 | Channel 1 Force Input from External PMU |
| 7 | 19 | DUT1 | Channel 1 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load. |
| 8 | 18 | SENSE1 | Channel 1 Sense Output to External PMU |
| 13 | 13 | GS | Ground Sense. GS is the ground reference for LDH_ and LDL_. |
| 18 | 8 | SENSE2 | Channel 2 Sense Output to External PMU |
| 19 | 7 | DUT2 | Channel 2 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load. |
| 20 | 6 | FORCE2 | Channel 2 Force Input from External PMU |
| 26 | 100 | CLV2 | Channel 2 Low Comparator Reference Input |
| 27 | 99 | CHV2 | Channel 2 High Comparator Reference Input |
| 28 | 98 | DLV2 | Channel 2 Driver Low Reference Input |

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with 2mA Load 

| Pin Description (continued) |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  | FUNCTION |
| MAX9961 | MAX9962 | NAME |  |
| 29 | 97 | DTV2 | Channel 2 Driver Termination Reference Input |
| 30 | 96 | DHV2 | Channel 2 Driver High Reference Input |
| 31 | 95 | CPLV2 | Channel 2 Low Clamp Reference Input |
| 32 | 94 | CPHV2 | Channel 2 High Clamp Reference Input |
| 36 | 90 | NCH 2 | Channel 2 Comparator High Output. Differential output of channel 2 high comparator. |
| 37 | 89 | CH2 |  |
| 38 | 88 | VCCO2 | Channel 2 Collector Voltage Input. Voltage for channel 2 comparator output pullup resistors. This is the pullup voltage for the internal termination resistors. Not internally connected on versions without internal termination resistors. |
| 39 | 87 | NCL2 | Channel 2 Comparator Low Output. Differential output of channel 2 low comparator. |
| 40 | 86 | CL2 |  |
| 47 | 79 | COM2 | Channel 2 Active-Load Commutation-Voltage Reference Input |
| 48 | 78 | LDL2 | Channel 2 Active-Load Source-Current Reference Input |
| 49 | 77 | LDH2 | Channel 2 Active-Load Sink-Current Reference Input |
| 50, 76 | 50, 76 | N.C. | No Connection. Do not connect. |
| 51 | 75 | TDATA2 | Channel 2 Data Termination Voltage Input. Termination voltage input for the DATA2 and NDATA2 differential inputs. Not internally connected on versions without internal termination resistors. |
| 52 | 74 | NDATA2 | Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select DHV2. Drive NDATA2 above DATA2 to select DLV2. |
| 53 | 73 | DATA2 |  |
| 54 | 72 | TRCV2 | Channel 2 RCV Termination Voltage Input. Termination voltage input for the RCV2 and NRCV2 differential inputs. Not internally connected on versions without internal termination resistors. |
| 55 | 71 | NRCV2 | Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place channel 2 into receive mode. Drive RCV2 above NRCV2 to place channel 2 into receive mode. Drive NRCV2 above RCV2 to place channel 2 into drive mode. |
| 56 | 70 | RCV2 |  |
| 57 | 69 | TLDEN2 | Channel 2 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN2 and NLDEN2 differential inputs. Not internally connected on versions without internal termination resistors. |
| 58 | 68 | NLDEN2 | Channel 2 Multiplexer Control Inputs. Differential controls LDEN2 and NLDEN2 enable/disable the active load. Drive LDEN2 above NLDEN2 to enable the channel 2 active load. Drive NLDEN2 above LDEN2 to disable the channel 2 active load. |
| 59 | 67 | LDEN2 |  |
| 61 | 65 | $\overline{\mathrm{RST}}$ | Reset Input. Asynchronous reset input for the serial register. $\overline{\mathrm{RST}}$ is active low and asserts low-leakage mode. At power-up, hold $\overline{\mathrm{RST}}$ low until $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ have stabilized. |
| 62 | 64 | $\overline{\mathrm{CS}}$ | Chip-Select Input. Serial port activation input. $\overline{\mathrm{CS}}$ is active low. |
| 63 | 63 | THR | Single-Ended Logic Threshold. Leave THR unconnected to set the threshold to +1.25 V or force THR to a desired threshold voltage. |
| 64 | 62 | SCLK | Serial-Clock Input. Clock for serial port. |
| 65 | 61 | DIN | Data Input. Serial port data input. |

## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m$ A Load

Pin Description (continued)

| PIN |  | NAME |  |  |
| :---: | :---: | :---: | :--- | :--- |
| MAX9961 | MAX9962 |  |  |  |
| 67 | 59 | LDEN1 | Channel 1 Multiplexer Control Inputs. Differential controls LDEN1 and NLDEN1 <br> enable/disable the active load. Drive LDEN1 above NLDEN1 to enable the channel 1 <br> active load. Drive NLDEN1 above LDEN1 to disable the channel 1 active load. |  |
| 68 | 58 | NLDEN1 | 57 | TLDEN1 | | Channel 1 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN1 |
| :--- |
| and NLDEN1 differential inputs. Not internally connected on versions without internal |
| termination resistors. |

## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load

Functional Diagram


# Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load 

## Detailed Description

The MAX9961/MAX9962 dual, low-power, high-speed, pin electronics DCL ICs include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. The driver features a -1.5 V to +6.5 V operating range and high-speed operation, includes high-impedance and active-termination (3rdlevel drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed DUT_ waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 2 mA of source and sink current. The load facilitates contact/continuity testing and pullup of high-output-impedance devices.
The MAX9961A/MAX9962A provide tight matching of offset for the drivers and the comparators allowing reference levels to be shared across multiple channels in cost-sensitive systems. Use the MAX9961B/MAX9962B
for system designs that incorporate independent reference levels for each channel.
Optional internal resistors at the high-speed inputs provide compatibility with LVPECL, LVDS, and GTL interfaces. Connect the termination voltage inputs (TDATA, TRCV_ TLDEN_) to the appropriate voltage for terminating LVPECL, GTL, or other logic. Leave the inputs unconnected for $100 \Omega$ differential LVDS termination. See the Selector Guide for termination options.
The comparators provide open-collector outputs, which must be pulled up to collector voltage Vcco. Optional internal resistors provide $50 \Omega$ signal termination and pullup without the need for external components. See the Selector Guide for device termination options. See the Comparators section for termination details.
A 3 -wire, low-voltage, CMOS-compatible serial interface programs the low-leakage, load calibration, slew rate, and tri-state/terminate operational configurations of the MAX9961/MAX9962.


Figure 2. Simplified Driver Channel

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with 2mA Load 

Output Driver
The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV, DLV_, or DTV_. This switching is controlled by high-speed inputs DATA and RCV, and mode-control bit TMSEL (Table 1). $\bar{A}$ slew-rate circuit controls the slew rate of the buffer input. Select to one of four possible slew rates according to Table 2. The speed of the internal multiplexer sets the $100 \%$ driver slew rate (see the Driver LargeSignal Response graph in the Typical Operating Characteristics).
DUT_can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). In highimpedance mode the clamps are connected. Highspeed input RCV_ and mode control bits TMSEL and LLEAK control the switching. In high-impedance mode, the bias current at DUT_ is less than $1.5 \mu \mathrm{~A}$ over the 0 to 3 V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than 15 nA , and signal tracking slows. See the Low-Leakage Mode section for more details.
The nominal driver output resistance is $50 \Omega$. Contact the factory for different resistance values within the $45 \Omega$ to $51 \Omega$ range.

Clamps
Configure the voltage clamps (high and low) to limit the voltage at DUT_ and to suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1 mA clamp current. Set the clamp voltages using the external connections CPHV_ and CPLV_. The clamps are enabled only when the driver is in the high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT_ voltage range. The optimal clamp voltages are application specific and must be empirically determined. If clamping is not desired, set the clamp voltages at least 0.7 V outside the expected DUT_ voltage range; overvoltage protection remains active without loading DUT_.

## Comparators

The MAX9961/MAX9962 provide two independent highspeed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either $\mathrm{CHV}_{-}$or $\mathrm{CLV}_{-}^{-}$( see the Functional Diagram). Comparator outputs are a logical result of the input conditions, as indicated in Table 3.

Table 1. Driver Logic

| EXTERNAL <br> CONNECTIONS |  | INTERNAL <br> CONTROL <br> REGISTER |  | DRIVER OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| DATA_ | RCV_ | TMSEL | LLEAK |  |
| 1 | 0 | X | 0 | Drive to DHV_- |
| 0 | 0 | X | 0 | Drive to DLV_ $^{$$} \mathrm{X}$ |
| 1 | 1 | 0 | Drive to DTV_- <br> (term mode) |  |
| X | 1 | 0 | 0 | High-impedance <br> mode (high-z) |
| X | X | X | 1 | Low-leakage mode |

Table 2. Slew Rate Logic

| SC1 | SC0 | DRIVER SLEW RATE (\%) |
| :---: | :---: | :---: |
| 0 | 0 | 100 |
| 0 | 1 | 75 |
| 1 | 0 | 50 |
| 1 | 1 | 25 |

Table 3. Comparator Logic

| DUT_ $_{-}$CHV_ $_{-}$ | DUT_ $_{\mathbf{~}} \mathrm{CLV}_{-}$ | $\mathbf{C H}_{-}$ | $\mathbf{C L}_{-}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 |

The comparator differential outputs are open collector. This configuration switches an 8 mA current source between the two outputs, and is available with and without internal termination resistors connected to $\mathrm{V}_{\mathrm{CCO}}$ (Figure 3). For external termination, leave Vcco unconnected and add the required external resistors. These resistors are typically $50 \Omega$ to the pullup voltage at the receiving end of the output trace. Alternate configurations to terminate different path impedances can be used provided that the Absolute Maximum Ratings are not exceeded. Note that the resistor value also sets the voltage swing. For internal termination, connect $\mathrm{V}_{\mathrm{CCO}}$ to the desired $\mathrm{V}_{\mathrm{OH}}$ voltage. The output provides a nominal $400 \mathrm{mVP-p}$ swing and $50 \Omega$ source termination.

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m$ A Load 



Figure 3. Open-Collector Comparator Outputs
Active Load
The active load consists of linearly programmable source and sink current sources, a commutation buffer, and a diode bridge (see the Functional Diagram). Analog control inputs LDH_ and LDL_ program the sink and source currents, respectively, within the 0 to 2 mA range. Analog reference input COM_ sets the commutation buffer output voltage. The source and sink naming convention is referenced to the device under test. Current out of the MAX9961/MAX9962 constitutes sink current while current into the MAX9961/MAX9962 constitutes source current.
The programmed source (low) current loads the device under test when VDUT_> VCOM_. The programmed sink (high) current loads the device under test when VDUT_ < VCOM.
The GS input allows a single level-setting DAC, such as the MAX5631 or MAX5734, to program the MAX9961/

Table 4. Active Load Programming

| EXTERNAL <br> CONNECTIONS | INTERNAL <br> CONTROL <br> REGISTER |  | MODE |
| :---: | :---: | :---: | :--- |
| LDEN_ | LDCAL | LLEAK |  |
| 0 | 0 | 0 |  |
| 1 | 0 | 0 | Normal operating mode, <br> load enabled |
| X | 1 | 0 | Load enabled for <br> diagnostics |
| X | X | 1 | Low-leakage mode |

MAX9962s' active load, driver, comparator, and clamps. Although all the DAC levels typically are offset by Vgs, the operation of the MAX9961/MAX9962s' ground-sense input nullifies this offset with respect to the active-load currents. Connect GS to the ground reference used by the DAC. (VLDL - VGS) sets the source current by $+400 \mu \mathrm{~A} / \mathrm{V}$. (VLDH_ - VGS) sets the sink current by $-400 \mu \mathrm{~A} / \mathrm{V}$.
The high-speed differential input LDEN_ and 2 bits of the control word, LDCAL and LLEAK, control the load (Table 4). When the load is enabled, the internal source and sink current sources connect to the diode bridge. When the load is disabled, the internal current sources shunt to ground and the top and bottom of the bridge float (see the Functional Diagram). LLEAK places the load into low-leakage mode. LLEAK overrides LDEN_ and LDCAL. See the Low-Leakage Mode section for more detailed information.

Load Calibration Enable, LDCAL
The LDCAL signal enables the load independently of the state of LDEN_. In some tester configurations, the load enable is driven with the complement of the driver high-impedance signal (RCV」), so disabling the driver enables the load and vice versa. LDCAL allows the load and driver to be simultaneously enabled for diagnostic purposes in this tester configuration (Table 4).

# Dual, Low-Power, 500Mbps ATE Drivers/Comparators with 2mA Load 



Figure 4. Serial Interface Timing

Low-Leakage Mode, LLEAK
Asserting LLEAK through the serial port or with RST places the MAX9961/MAX9962 into a very-low-leakage state (see Electrical Characteristics). The comparators function at full speed, but the driver, clamps, and active load are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is independent for each channel.
When DUT_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the Electrical Characteristics table indicates device behavior under this condition.

Serial Interface and Device Control A CMOS-compatible serial interface controls the MAX9961/MAX9962 modes (Figure 5). Control data flow into a 7 -bit shift register (MSB first) and are latched when $\overline{\mathrm{CS}}$ is taken high, as shown in Figure 4. Data from the shift register are then loaded to either or both of the latches as determined by bits D5 and D6, and indicated in Figure 5 and Table 5. The latches contain the 5 mode bits for each channel of the dual-pin driver. The mode bits, in conjunction with external inputs DATA_ and RCV_, manage the features of each channel, as shown in Figure 2 and Tables 1 and 2. RST sets LLEAK = 1 for both channels, forcing them into low-leakage mode. At powerup, hold RST Iow until VCC and VEE have stabilized.


Figure 5. Serial Interface

## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load

Table 5. Shift Register Functions

| BIT | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| D6 | CH1 | Channel 1 Write Enable. Set to 1 to update <br> the control byte for channel 1. Set to 0 to <br> make no changes to channel 1. |
| D5 | CH2 | Channel 2 Write Enable. Set to 1 to update <br> the control byte for channel 2. Set to 0 to <br> make no changes to channel 2. |
| D4 | LLEAK | Low-Leakage Select. Set to 1 to put driver, <br> load, and clamps into low-leakage mode. <br> Comparators remain active in low-leakage <br> mode. Set to 0 for normal operation. |
| D3 | TMSEL | Termination Select. Driver termination select <br> bit. Set to 1 to force the driver output to the <br> DTV_ voltage (term mode) when RCV_= <br> Set to 0 to place the driver into high- <br> impedance mode (high-Z) when RCV_= 1. <br> See Table 1. |
| D2 | SC1 | Driver Slew Rate Select. SC1 and SC0 set the <br> driver slew rate. See Table 2. |
| D1 | SC0 | Load Calibrate. Overrides LDEN to enable load. <br> Set LDCAL to 1 to enable load. Set LDCAL to 0 <br> for normal operation. See Table 4. |
| D0 | LDCAL |  |

Analog control input THR sets the threshold for the input logic, allowing operation with CMOS logic as low as 0.9 V . Leaving THR unconnected results in a nominal threshold of 1.25 V from an internal reference, providing compatibility with 2.5 V to 3.3 V logic.

## Temperature Monitor

The MAX9961/MAX9962 supply a temperature output signal, TEMP, that asserts a nominal output voltage of 3.43 V at a die temperature of $+70^{\circ} \mathrm{C}(343 \mathrm{~K})$. The output voltage increases with temperature at $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$.

## Heat Removal

Under normal circumstances, the MAX9961/MAX9962 require heat removal through the exposed pad by use of an external heat sink. The exposed pad is electrically at VEE potential, and must be either connected to VEE or isolated. The pad is located on the top of the MAX9961, and on the bottom of the MAX9962.

## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load

Typical Application Circuits (Simplified)


INTERFACING TO PMU WITHOUT EXTERNAL RELAYS. PMU SOURCING 2mA OR LESS.


INTERFACING TO PMU WITHOUT EXTERNAL RELAYS. DCL SOURCING UP TO 60mA.

Dual, Low-Power, 500Mbps ATE Drivers/Comparators with 2mA Load

| PART | ACCURACY <br> GRADE | COMPARATOR <br> OUTPUT <br> TERMINATION | HIGH-SPEED DIGITAL <br> INPUT <br> TERMINATION | HEAT <br> EXTRACTION |
| :--- | :---: | :---: | :---: | :---: |
| MAX9961ADCCQ | A | None | None | Top |
| MAX9961AGCCQ | A | None | $100 \Omega$ with center tap | Top |
| MAX9961ALCCQ | A | $50 \Omega$ to $V_{C C O}$ | $100 \Omega$ with center tap | Top |
| MAX9961BDCCQ | B | None | None | Top |
| MAX9961BGCCQ | B | None | $100 \Omega$ with center tap | Top |
| MAX9961BLCCQ | B | $50 \Omega$ to $V_{C C O}$ | $100 \Omega$ with center tap | Top |
| MAX9962ADCCQ | A | None | None | Bottom |
| MAX9962AGCCQ | A | None | $100 \Omega$ with center tap | Bottom |
| MAX9962ALCCQ | A | $50 \Omega$ to $V_{C C O}$ | $100 \Omega$ with center tap | Bottom |
| MAX9962BDCCQ | B | None | None | Bottom |
| MAX9962BGCCQ | B | None | $100 \Omega$ with center tap | Bottom |
| MAX9962BLCCQ | B | $50 \Omega$ to $V_{C C O}$ | $100 \Omega$ with center tap | Bottom |

## Chip Information

TRANSISTOR COUNT: 5130
PROCESS: Bipolar
EXPOSED PAD: At VEE potential; connect to VEE or leave isolated.

Package Information
For the latest package outline information, go to www.maxim-ic.com/packages.

## Dual, Low-Power, 500Mbps ATE Drivers/Comparators with $2 m A$ Load



## Dual, Low-Power, 500 Mbps ATE Drivers/Comparators with $2 m$ A Load



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

28 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

## MAX9961

## Part Number Table

## Notes:

1. See the MAX9961 QuickView Data Sheet for further information on this product family or download the MAX9961 full data sheet (PDF, 440kB).
2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
4. Part number suffixes: $T$ or $T \& R=$ tape and reel; $+=$ RoHS/lead-free; \# = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions.
5.     * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

| Part Number | Free Sample | Buy <br> Direct | Package: TYPE PINS SIZE DRAWING CODE/VAR | Temp | RoHS/Lead-Free? Materials Analysis |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX9961BLEVKIT |  |  |  |  | RoHS/Lead-Free: No |
| MAX9961BLCCQ+D |  |  |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9961BDCCQ+TD |  |  |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9961BDCCQ+D |  |  |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9961ALCCQ+TD |  |  |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9961ALCCQ+D |  |  |  | 0 C to +70C | RoHS/Lead-Free: Yes |
| MAX9961ADCCQ+TD |  |  |  | 0C to +70C | RoHS/Lead-Free: Yes |


| MAX9961ADCCQ+D |  | 0 C to +70C | RoHS/Lead-Free: Yes |
| :---: | :---: | :---: | :---: |
| MAX9961BLCCQ-TD |  | OC to +70C | RoHS/Lead-Free: No |
| MAX9961BDCCQ-TD |  | OC to +70C | RoHS/Lead-Free: No |
| MAX9961ALCCQ-TD |  | OC to +70C | RoHS/Lead-Free: No |
| MAX9961ADCCQ-TD |  | OC to +70C | RoHS/Lead-Free: No |
| MAX9961BLCCQ+TD |  | OC to +70C | RoHS/Lead-Free: Yes |
| MAX9961BLCCQ-D | TQFP;100 pin; $14 \times 14 \times 1 \mathrm{~mm}$ <br> Dwg: 21-0148A (PDF) <br> Use pkgcode/variation: C100E-8R* | OC to +70C | RoHS/Lead-Free: No Materials Analysis |
| MAX9961BDCCQ-D | TQFP;100 pin; $14 \times 14 \times 1 \mathrm{~mm}$ Dwg: 21-0148A (PDF) <br> Use pkgcode/variation: C100E-8R* | OC to +70C | RoHS/Lead-Free: No Materials Analysis |
| MAX9961ALCCQ-D | TQFP;100 pin; $14 \times 14 \times 1 \mathrm{~mm}$ Dwg: 21-0148A (PDF) <br> Use pkgcode/variation: C100E-8R* | OC to +70C | RoHS/Lead-Free: No Materials Analysis |
| MAX9961ADCCQ-D | TQFP;100 pin; $14 \times 14 \times 1 \mathrm{~mm}$ <br> Dwg: 21-0148A (PDF) <br> Use pkgcode/variation: C100E-8R* | OC to +70C | RoHS/Lead-Free: No Materials Analysis |

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL

