



CYPRESS

PRELIMINARY

CY62256V

32K x 8 Static RAM

Features

- Low voltage range:
 - 2.7V – 3.6V (62256V)
 - 2.3V – 2.7V (62256V25)
 - 1.6V – 2.0V (62256V18)
- Low active power and standby power
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power

Functional Description


The CY62256V family is composed of three high-performance CMOS static RAM's organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state driv-

ers. These devices have an automatic power-down feature, reducing the power consumption by over 99% when deselected. The CY62256V family is available in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, and reverse TSOP packages.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When CE and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.



Logic Block Diagram



Pin Configurations

SOIC Top View	
A_5	1
A_6	2
A_7	3
A_8	4
A_9	5
A_{10}	6
A_{11}	7
A_{12}	8
A_{13}	9
A_{14}	10
I/O_0	11
I/O_1	12
I/O_2	13
GND	14
V_{CC}	28
WE	27
A_4	26
A_3	25
A_2	24
A_1	23
OE	22
A_0	21
CE	20
I/O_7	19
I/O_6	18
I/O_5	17
I/O_4	16
I/O_3	15
I/O_2	14
I/O_1	13
I/O_0	12
A_{14}	11
A_{13}	10
A_{12}	9
A_{11}	8
A_{10}	7
A_9	6
A_8	5
A_7	4
A_6	3
A_5	2
V_{CC}	1
WE	27
V_{CC}	28
OE	22

C62256V-2



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied..... 0°C to +70°C

Supply Voltage to Ground Potential

(Pin 28 to Pin 14)..... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High Z State^[1] -0.5V to V_{CC} + 0.5V

DC Input Voltage^[1] -0.5V to V_{CC} + 0.5V

Output Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	1.6V to 3.6V
Industrial	-40°C to +85°C	1.6V to 3.6V

Note:

1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.

Product Portfolio

Product	V _{CC} Range			Speed	Power Dissipation (LL Devices)			
					Operating (I _{CC})		Standby (I _{SB2})	
	Min.	Typ.	Max.		Typical	Maximum	Typical	Maximum
CY62256V	2.7V	3.0	3.6V	70 ns	11 mA	30 mA	0.1 μA	5 μA
CY62256V25	2.3V	2.5V	2.7V	100 ns	9 mA	15 mA	0.1 μA	4 μA
CY62256V18	1.6V	1.8V	2.0V	200 ns	5 mA	10 mA	0.1 μA	3 μA

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62256V-70			
			Min.	Typ. ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -1.0 mA	2.4			V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1 mA			0.4	V
V _{IH}	Input HIGH Voltage		2.2		V _{CC} +0.3V	V
V _{IL}	Input LOW Voltage		-0.5		0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	Com'l	Std/L /LL	11	30 mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	Max. V _{CC} , CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	Com'l	Std/L /LL	100	300 μA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max. V _{CC} , CE ≥ V _{CC} - 0.3V, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0	Com'l	Std/ L	0.1	50 μA
				LL		5 μA
			Ind'l	LL		10 μA

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62256V25-100			Unit
			Min.	Typ. ^[2]	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -0.1 mA	2			V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 0.1 mA			0.4	V
V _{IH}	Input HIGH Voltage		1.7		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage		-0.3		0.7	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-1		+1	μA

**Electrical Characteristics** Over the Operating Range (continued)

Parameter	Description	Test Conditions			CY62256V25-100			Unit
		Min.	Typ. ^[2]	Max.				
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled			-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	Com'l	Stnd/L /LL		14	23	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	Max. V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	Com'l	Stnd/L /LL		75	225	μA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max. V _{CC} , $\overline{CE} \geq V_{CC} - 0.3V$ V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0	Com'l	Stnd/L	0.1	40	μA	
				LL		4	μA	
			Ind'l	LL		8	μA	

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions			CY62256V18-200			Unit
		Min.	Typ. ^[2]	Max.				
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -0.1 mA			0.8*V _{CC}			V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 0.1 mA					0.2	V
V _{IH}	Input HIGH Voltage				0.7*V _{CC}		V _{CC} +0.3V	V
V _{IL}	Input LOW Voltage				-0.5		0.2*V _{CC}	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}			-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled			-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	Com'l	Stnd/L /LL		10	17	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	Max. V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	Com'l	Stnd/L /LL		56	165	μA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max. V _{CC} , $\overline{CE} \geq V_{CC} - 0.3V$ V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0	Com'l	Stnd/L	0.1	30	μA	
				LL		3	μA	
			Ind'l	LL		6	μA	



Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 3.0V	6	pF
C _{OUT}	Output Capacitance		8	pF

Notes:

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = Vcc Typ., T_A = 25°C, and t_{AA}=70ns.
 3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


$$\text{OUTPUT} \xrightarrow{\text{R}_\text{th}} \text{V}_\text{th}$$

AC Test Load			
V _{CC}	3.3 V	2.5V	1.8V
R ₁	1103	16.6K	13.6K
R ₂	1554	15.4K	11.4K
R _{TH}	645	8K	6.2K
V _{TH}	1.75V	1.2V	0.82V

Data Retention Characteristics (Over the Operating Range)


Parameter	Description			Conditions ^[4]	Min.	Typ. ^[2]	Max.	Unit
V _{DR}	V _{CC} for Data Retention				1.4			V
I _{CCDR}	Data Retention Current	Coml	Stnd/L	$V_{CC} = 1.6$ $CE \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		0.1	30	uA
			LL				3	uA
		Ind.	LL				6	uA
					0			ns
t _{CDR} ^[3]	Chip Deselect to Data Retention Time							
t _R ^[3]	Operation Recovery Time				t _{RC}			ns

Data Retention Waveform



Switching Characteristics Over the Operating Range^[5]




Parameter	Description	CY62256V-70		CY62256V25-100		CY62256V18-200		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	70		100		200		ns
t _{AA}	Address to Data Valid		70		100		200	ns
t _{OHA}	Data Hold from Address Change	10		10		10		ns
t _{ACE}	CE LOW to Data Valid		70		100		200	ns
t _{DOE}	OE LOW to Data Valid		35		75		125	ns
t _{LZOE}	OE LOW to Low Z ^[6]	5		5		10		ns
t _{HZOE}	OE HIGH to High Z ^[6, 7]		25		50		75	ns
t _{LZCE}	CE LOW to Low Z ^[6]	10		10		10		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		25		50		75	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		70		100		200	ns
WRITE CYCLE ^[8,9]								
t _{WC}	Write Cycle Time	70		100		200		ns
t _{SCE}	CE LOW to Write End	60		90		180		ns
t _{AW}	Address Set-Up to Write End	60		90		180		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	50		80		160		ns
t _{SD}	Data Set-Up to Write End	30		60		100		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[6, 7]		25		50		100	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	10		10		10		ns

Switching Waveforms
Read Cycle No. 1^[10, 11]



C62256V-8

Notes:








4. No input may exceed V_{CC}+0.3V.
5. Test conditions assume signal transition time of 5 ns or less timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC}, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
7. t_{HZOE}, t_{LZCE}, and t_{LZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
10. Device is continuously selected. OE, CE = V_{IL}.
11. WE is HIGH for read cycle.




Switching Waveforms (continued)
Read Cycle No. 2 [11, 12]

Write Cycle No. 1 (WE Controlled) [8, 13, 14]

Write Cycle No. 2 (CE Controlled) [8, 13, 14]

Notes:

12. Address valid prior to or coincident with \overline{CE} transition LOW.
13. Data I/O is high impedance if $OE = V_{IH}$.
14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
15. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)
Write Cycle No. 3 (WE Controlled, OE LOW)^[9, 14]


C62256V-12

Typical DC and AC Characteristics


Typical DC and AC Characteristics (continued)

Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power-Down	Standby (I _{SB})
L	H	L	Data Out	Read	Active (I _{CC})
L	L	X	Data In	Write	Active (I _{CC})
L	H	H	High Z	Deselect, Output Disabled	Active (I _{CC})



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62256V -70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256V L-70SNC			
	CY62256V LL-70SNC			
	CY62256V -70ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256V L-70ZRC			
	CY62256V LL-70ZRC			
	CY62256V -70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256V L-70ZC			
	CY62256V LL-70ZC			
	CY62256V -70ZI	Z28	28-Lead Thin Small Outline Package	Industrial
	CY62256V L-70ZI			
	CY62256V LL-70ZI			
100	CY62256V -70SNI	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256VL -70SNI			
	CY62256VLL -70SNI			
	CY62256V -70ZRI	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256V L-70ZRI			
	CY62256V LL-70ZRI			
	CY62256V25-100SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256V25L-100SNC			
	CY62256V25LL-100SNC			
100	CY62256V25-100ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256V25L-100ZRC			
	CY62256V25LL-100ZRC			
	CY62256V25-100ZC	Z28	28-Lead Thin Small Outline Package	
200	CY62256V25L-100ZC	Z28	28-Lead Thin Small Outline Package	Commercial
	CY62256V25LL-100ZC			
200	CY62256V18-200SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256V18L-200SNC			
	CY62256V18LL-200SNC			
	CY62256V18-200ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256V18L-200ZRC			
	CY62256V18LL-200ZRC			
200	CY62256V18-200ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256V18LL-200ZC			
200	CY62256V18L-200ZC	Z28	28-Lead Thin Small Outline Package	Commercial

Shaded area contains advanced information.



Package Diagrams

28-Lead 450-Mil (300-Mil Body Width) SOIC S22

.XXX = HYUNDAI DIMENSIONS
.XXX = ANAM DIMENSIONS






DIMENSIONS IN INCHES MIN.
MAX.
LEAD COPLANARITY 0.004 MAX.



28-Lead Reverse Thin Small Outline Package ZR28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2


DIMENSION IN MM (INCH)
MAX.
MIN.



Package Diagrams (continued)
28-Lead Thin Small Outline Package Z28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER
AS SHOWN IN OPTION 1 OR OPTION 2

DIMENSION IN MM (.INCH)
MAX.
MIN.





PRELIMINARY

CY62256V

Document Title: CY62256V 32K x 8 Static RAM
Document Number: 38-05057

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107248	09/10/01	SZV	Change from Spec number: 38-00519 to 38-05057