



# Low Skew CMOS 8-Bit Buffers/Line Drivers

QS5244


## FEATURES/BENEFITS

- 0.5 ns on-chip skew (same trans.)
- 244 compatible pinout and function
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Undershoot clamp diodes on all inputs
- 1.2ns on-chip skew (opposite trans.)
- 1.5ns skew between chips
- CMOS power levels: <7.5 mW static
- Available in PDIP, ZIP, SOIC, QSOP, CERDIP
- 4.1 ns propagation delay

## DESCRIPTION


The QS5244 is an 8-bit buffers/line driver with three-state outputs that are ideal for driving high-capacitance loads as in memory address and data buses. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when Vcc is removed from the device.

## FUNCTIONAL BLOCK DIAGRAM



**PINOUT**

**PDIP, SOIC, QSOP**



ALL PINS TOP VIEW

**FUNCTION TABLES**

1G / 2G	Input A	Output Y
H	X	Z
L	L	L
L	H	H

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground.....	-0.5V to +7.0V
DC Output Voltage $V_O$ .....	-0.5V to 7.0V
DC Input Voltage $V_I$ .....	-0.5V to 7.0V
AC Input Voltage (for a pulse width $\leq 20$ ns).....	-3.0V
DC Input Diode Current with $V_I < 0$ .....	-20 mA
DC Output Diode Current with $V_O < 0$ .....	-50 mA
DC Output Current Max. sink current/pin.....	120 mA
Maximum Power Dissipation.....	0.5 watts
$T_{STG}$ Storage Temperature.....	-65° to +165°C

**CAPACITANCE**

TA = 25 °C, f = 1 MHz, Vin = 0V, Vout = 0 V

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
1,19	4	4	5	7	pF
-----	6	6	7	9	pF
2-9,11-18	8	8	9	10	pF

Note: Capacitance is characterized but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Commercial TA=0°C to 70°C, VCC=5.0V±5%

Military TA=-55°C to 125°C, VCC=5.0V±10%

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
Vih	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
Vil	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
ΔVt	Input Hysterisis	Vth - Vtl for All Inputs		-	0.2	-	
lih   lil	Input Current Input HIGH or LOW	Vcc = MAX	0 ≤ Vin < Vcc	-	-	5	μA
koz	Off State Output Current (Hi-Z)	Vcc = MAX, 0 ≤ Vin ≤ Vcc		-	-	5	
Ios	Short Circuit Current	Vcc = MAX, Vo = GND (2,3)		-60	-	-255	mA
Vic	Input Clamp Voltage	Vcc = MIN, Iin = 18 mA (3)		-	-0.7	-1.2	Volts
Voh	Output HIGH Voltage	Vcc = MIN	Ioh = 12 mA (MIL)	2.4	-	-	Volts
			Ioh = 15 mA (COM)	2.4	-	-	
Vol	Output LOW Voltage	Vcc = MIN	Iol = 48 mA (MIL)	-	-	0.55	
			Iol = 64 mA (COM)	-	-	0.55	

4

**Notes:**

1. Typical values indicate VCC=5.0V and TA=25°C.
2. Not more than one output should be shorted and the duration is ≤1 second.
3. These parameters are guaranteed by design but not tested.

### POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = MAX, freq = 0 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>cc</sub> - 0.2V ≤ V <sub>in</sub> ≤ V <sub>cc</sub>	-	1.5	mA
ΔI <sub>cc</sub>	Supply Current per Input @ TTL HIGH	V <sub>cc</sub> = MAX, V <sub>in</sub> = 3.4 V, freq = 0 (2)	-	2.0	
Q <sub>ccd</sub>	Supply Current per input per mHz	V <sub>cc</sub> = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V <sub>cc</sub> (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V<sub>i</sub>=3.4V)
3. For flipflops Q<sub>ccd</sub> is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I<sub>c</sub> can be computed using the above parameters as explained in the Technical Overview section.

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial T<sub>A</sub>=0°C to 70°C, V<sub>CC</sub>=5.0V±5% Military T<sub>A</sub>=-55°C to 125°C, V<sub>CC</sub>=5.0V±10%  
 Load = 50 pF, R<sub>load</sub> = 500Ω unless otherwise noted

Symbol	Description	Notes	807T		Unit	
			Min	Max		
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay A <sub>i</sub> to Y <sub>i</sub>	COM	1	1.5	4.1	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time O <sub>E</sub> to Y <sub>i</sub>	COM	1	1.5	5.6	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time O <sub>E</sub> to Y <sub>i</sub>	COM	1,2	1.5	5.2	
t <sub>SK1</sub>	Skew between two outputs (same transition)	COM	2		0.5	
t <sub>SK2</sub>	Skew between two outputs (opposite transition, same device)	COM	2		1.2	
t <sub>SK3</sub>	Skew between two outputs of different devices	COM	2		1.5	

**Notes:**

1. Minimum propagation delay values are guaranteed but not tested.
2. This parameter is guaranteed but not tested.