## 600 Watt Peak Power Zener Transient Voltage Suppressors

## Unidirectional

The SMB series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMB series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable SURMETIC<sup>®</sup> package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

### Features

- Working Peak Reverse Voltage Range 5.0 V to 170 V
- Standard Zener Breakdown Voltage Range 6.7 V to 199 V
- Peak Power 600 W @ 1.0 ms
- ESD Rating of Class 3 (> 16 kV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5.0 µA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1.0 ns
- AEC-Q101 Qualified and PPAP Capable
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- Pb-Free Packages are Available\*

#### **Mechanical Characteristics**

**CASE:** Void-free, transfer-molded, thermosetting plastic **FINISH:** All external surfaces are corrosion resistant and leads are readily solderable

**MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:** 260°C for 10 Seconds

**LEADS:** Modified L–Bend providing more contact area to bond pads **POLARITY:** Cathode indicated by polarity band **MOUNTING POSITION:** Any



## **ON Semiconductor®**

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 5.0 V – 170 V, 600 W PEAK POWER



CASE 403A PLASTIC



### MARKING DIAGRAM



= Assembly Location

- Y = Year
- WW = Work Week

Α

this data sheet.

- xx = Device Code (Refer to page 3)
- = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
1SMBxxxAT3	SMB	2,500 / Tape & Reel
1SMBxxxAT3G	SMB (Pb-Free)	2,500 / Tape & Reel
SZ1SMBxxxAT3G	SMB (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **DEVICE MARKING INFORMATION** See specific marking information in the device marking

column of the Electrical Characteristics table on page 3 of

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2012

© Semiconductor Components Industries, LLC, 20 January, 2012 – Rev. 12

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1) @ $T_L = 25^{\circ}C$ , Pulse Width = 1 ms	P <sub>PK</sub>	600	W
DC Power Dissipation @ T <sub>L</sub> = 75°C Measured Zero Lead Length (Note 2) Derate Above 75°C Thermal Resistance from Junction-to-Lead	Ρ <sub>D</sub> R <sub>θJL</sub>	3.0 40 25	W mW/°C °C/W
DC Power Dissipation (Note 3) @ T <sub>A</sub> = 25°C Derate Above 25°C Thermal Resistance from Junction-to-Ambient	Ρ <sub>D</sub> R <sub>θJA</sub>	0.55 4.4 226	W mW/°C °C/W
Forward Surge Current (Note 4) @ T <sub>A</sub> = 25°C	I <sub>FSM</sub>	100	A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 10 X 1000  $\mu$ s, non-repetitive.

2. 1 in square copper pad, FR-4 board.


3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403A case outline dimensions spec.

4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

Symbol	Parameter				
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current				
V <sub>C</sub>	V <sub>C</sub> Clamping Voltage @ I <sub>PP</sub>				
V <sub>RWM</sub>	Working Peak Reverse Voltage				
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>				
V <sub>BR</sub>	Breakdown Voltage @ I <sub>T</sub>				
Ι <sub>Τ</sub>	Test Current				
١ <sub>F</sub>	Forward Current				
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>				

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5 \text{ V}$ Max. @ $I_F$ (Note 5) = 30 A)

5. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, non-repetitive duty cycle.



		V <sub>RWM</sub>		Breakdown Voltage			V <sub>C</sub> @ I <sub>PP</sub> (Note 8)		C.	
	Device			V <sub>BR</sub>	V <sub>BR</sub> (Note 7) Volts		@ I <sub>T</sub>	Vc	I <sub>PP</sub>	C <sub>typ</sub> (Note 9)
Device*	Marking	v	μΑ	Min	Nom	Max	mA	v	Α	pF
<i>SZ/1SMB5.0AT3, G</i>	<b>КЕ</b>	<b>5.0</b>	<b>800</b>	<b>6.40</b>	<b>6.7</b>	<b>7.0</b>	<b>10</b>	<b>9.2</b>	<b>65.2</b>	<b>2700</b>
<i>1SMB6.0AT3, G</i>	КG	<b>6.0</b>	<b>800</b>	<b>6.67</b>	<b>7.02</b>	<b>7.37</b>	<b>10</b>	<b>10.3</b>	<b>58.3</b>	<b>2300</b>
1SMB6.5AT3, G	КК	6.5	500	7.22	7.6	7.98	10	11.2	53.6	2140
1SMB7.0AT3, G	КМ	7.0	500	7.78	8.19	8.6	10	12.0	50.0	2005
SZ/1SMB7.5AT3, G	KP	7.5	100	8.33	8.77	9.21	1.0	12.9	46.5	1890
1SMB8.0AT3, G	KR	8.0	50	8.89	9.36	9.83	1.0	13.6	44.1	1780
1SMB8.5AT3, G	KT	8.5	10	9.44	9.92	10.4	1.0	14.4	41.7	1690
1SMB9.0AT3, G	KV	9.0	5.0	10.0	10.55	11.1	1.0	15.4	39.0	1605
1SMB10AT3, G	KX	10	5.0	11.1	11.7	12.3	1.0	17.0	35.3	1460
1SMB11AT3, G	KZ	11	5.0	12.2	12.85	13.5	1.0	18.2	33.0	1345
1SMB12AT3, G	LE	12	5.0	13.3	14	14.7	1.0	19.9	30.2	1245
1SMB13AT3, G	LG	13	5.0	14.4	15.15	15.9	1.0	21.5	27.9	1160
SZ/1SMB14AT3, G	LK	14	5.0	15.6	16.4	17.2	1.0	23.2	25.8	1085
SZ/1SMB15AT3, G	LM	15	5.0	16.7	17.6	18.5	1.0	24.4	24.0	1020
1SMB16AT3, G	LP	16	5.0	17.8	18.75	19.7	1.0	26.0	23.1	965
1SMB17AT3, G	LR	17	5.0	18.9	19.9	20.9	1.0	27.6	21.7	915
SZ/1SMB18AT3, G	LT	18	5.0	20.0	21.05	22.1	1.0	29.2	20.5	870
1SMB20AT3, G	LV	20	5.0	22.2	23.35	24.5	1.0	32.4	18.5	790
<b>SZ/1SMB22AT3, G</b>	<b>LX</b>	<b>22</b>	<b>5.0</b>	<b>24.4</b>	<b>25.65</b>	<b>26.9</b>	<b>1.0</b>	<b>35.5</b>	<b>16.9</b>	<b>730</b>
SZ/1SMB24AT3, G	LZ	24	5.0	26.7	28.1	29.5	1.0	38.9	15.4	675
SZ/1SMB26AT3, G	ME	26	5.0	28.9	30.4	31.9	1.0	42.1	14.2	630
SZ/1SMB28AT3, G	MG	28	5.0	31.1	32.75	34.4	1.0	45.4	13.2	590
SZ/1SMB30AT3, G	MK	30	5.0	33.3	35.05	36.8	1.0	48.4	12.4	555
SZ/1SMB33AT3, G	MM	33	5.0	36.7	38.65	40.6	1.0	53.3	11.3	510
SZ/1SMB36AT3, G	MP	36	5.0	40.0	42.1	44.2	1.0	58.1	10.3	470
1SMB40AT3, G	MR	40	5.0	44.4	46.75	49.1	1.0	64.5	9.3	430
SZ/1SMB43AT3, G	MT	43	5.0	47.8	50.3	52.8	1.0	69.4	8.6	400
1SMB45AT3, G	MV	45	5.0	50.0	52.65	55.3	1.0	72.7	8.3	385
SZ/1SMB48AT3, G	MX	48	5.0	53.3	56.1	58.9	1.0	77.4	7.7	365
1SMB51AT3, G	MZ	51	5.0	56.7	59.7	62.7	1.0	82.4	7.3	345
1SMB54AT3, G	NE	54	5.0	60.0	63.15	66.3	1.0	87.1	6.9	330
<b>SZ/1SMB58AT3, G</b>	<b>NG</b>	<b>58</b>	<b>5.0</b>	<b>64.4</b>	<b>67.8</b>	<b>71.2</b>	<b>1.0</b>	<b>93.6</b>	<b>6.4</b>	<b>310</b>
1SMB60AT3, G	NK	60	5.0	66.7	70.2	73.7	1.0	96.8	6.2	300
1SMB64AT3, G	NM	64	5.0	71.1	74.85	78.6	1.0	103	5.8	280
1SMB70AT3, G	NP	70	5.0	77.8	81.9	86	1.0	113	5.3	260
1SMB75AT3, G	NR	75	5.0	83.3	87.7	92.1	1.0	121	4.9	245
1SMB85AT3, G	NV	85	55.0	94.4	99.2	104	1.0	137	4.4	220
1SMB90AT3, G	NX	90	5.0	100	105.5	111	1.0	146	4.1	210
1SMB100AT3, G	NZ	100	5.0	111	117	123	1.0	162	3.7	190
1SMB110AT3, G	PE	110	5.0	122	128.5	135	1.0	177	3.4	175
1SMB120AT3, G	PG	120	5.0	133	140	147	1.0	193	3.1	160
1SMB130AT3, G	PK	130	5.0	144	151.5	159	1.0	209	2.9	150
1SMB150AT3, G	PM	150	5.0	167	176	185	1.0	243	2.5	135
1SMB160AT3, G	PP	160	5.0	178	187.5	197	1.0	259	2.3	125
1SMB170AT3, G	PR	170	5.0	189	199	209	1.0	275	2.2	120


#### ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

6. A transient suppressor is normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal to or greater than the DC or continuous peak operating voltage level.
7. V<sub>BR</sub> measured at pulse test current I<sub>T</sub> at an ambient temperature of 25°C.


8. Surge current waveform per Figure 2 and derate per Figure 4 of the General Data – 600 W at the beginning of this group. 9. Bias Voltage = 0 V, F = 1 MHz,  $T_J = 25^{\circ}C$ 

†Please see 1SMB10CAT3 to 1SMB78CAT3 for Bidirectional devices.

\* The "G" suffix indicates Pb-Free package available.












Figure 3. Pulse Derating Curve

Figure 4. Typical Junction Capacitance vs. Bias Voltage




Figure 5. Typical Protection Circuit

#### **APPLICATION NOTES**

#### **RESPONSE TIME**

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 6.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 7. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMB series have a very good response time, typically < 1.0 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,


minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by  $Z_{in}$  is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

#### **DUTY CYCLE DERATING**

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 8. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 8 appear to be in error as the 10 ms pulse has a higher derating factor than the 10  $\mu$ s pulse. However, when the derating factor for a given pulse of Figure 8 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.







### **UL RECOGNITION**


The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGQ2) under the UL standard for safety 497B and File #E210057. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.


Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

#### PACKAGE DIMENSIONS

SMB CASE 403A-03 **ISSUE H** 

> 3 ſ







NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.


וכ	DIMENSION	SHALL BE	MEASURED	WITHIN	DIMENSION F	2

	м	ILLIMETE	RS	INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.90	2.20	2.28	0.075	0.087	0.090	
A1	0.05	0.10	0.19	0.002	0.004	0.007	
b	1.96	2.03	2.20	0.077	0.080	0.087	
с	0.15	0.23	0.31	0.006	0.009	0.012	
D	3.30	3.56	3.95	0.130	0.140	0.156	
E	4.06	4.32	4.60	0.160	0.170	0.181	
HE	5.21	5.44	5.60	0.205	0.214	0.220	
L	0.76	1.02	1.60	0.030	0.040	0.063	
L1		0.51 REF		0.020 REF			





SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SURMETIC is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

1SMB5.0AT3/D