
SCLS429B - MAY 1999 - REVISED JUNE 2000

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Fast Switching
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, and Plastic (N) and Ceramic (J) DIPs

SN54LV4052A . . . J OR W PACKAGE SN74LV4052A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



description

These dual 4-channel CMOS analog multiplexers/demultiplexers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV4052A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The SN54LV4052A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV4052A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

	INPUTS	ON	
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Χ	X	None



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments.

LINEESS OTHERWISE NOTED this document contains PRODUCTION




1

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCLS429B - MAY 1999 - REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input voltage range, V _I (see Note 1)		
Switch I/O voltage range, V _{IO} (see Notes 1 and	d 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
I/O diode current, I _{IOK} (V _{IO} < 0 or V _{IO} > V _{CC})		±50 mA
Switch through current, $I_T (V_{IO} = 0 \text{ to } V_{CC}) \dots$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3):	: D package	73°C/W
	DB package	82°C/W
	DGV package	67°C/W
	N package	78°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{sto}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54L\	/4052A	SN74L			
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2‡	5.5	2‡	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIH	High-level input voltage,	V _{CC} = 2.3 V to 2.7 V	V _{CC} ×0.7		V _{CC} ×0.7		V	
	control inputs	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		V _{CC} ×0.7		ľ	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	The same of the sa	$V_{CC} \times 0.7$			
		V _{CC} = 2 V	0.5			0.5		
\ \/	Low-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} × 0.3		$V_{CC} \times 0.3$	V	
VIL		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	6			$V_{CC} \times 0.3$	ľ	
V _{CC} = 3 V to 3.6 V V _{CC} × V_{CC} = 4.5 V to 5.5 V V_{CC} × V_{CC} = 2 V V_{CC} = 2.3 V to 2.7 V V_{CC} = 3 V to 3.6 V V_{CC} = 4.5 V to 5.5 V	20	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$				
٧ _I	Control input voltage		0	5.5	0	5.5	V	
VIO	Input/output voltage		0	Vcc	0	Vcc	V	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V	
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20		
TA	Operating free-air temperature	- -	- 55	125	-40	85	°C	

[‡] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS429B - MAY 1999 - REVISED JUNE 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	l.,	T,	T _A = 25°C			4052A	SN74LV	SN74LV4052A		
•	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	.	$I_T = 2 \text{ mA},$	2.3 V		43	180		225		225		
Ron	On-state switch resistance	V _I = V _{CC} or GND, V _{INH} = V _{IL}	3 V		34	150		190		190	Ω	
		(see Figure 1)	4.5 V		25	75		100		100		
	Deel	$I_T = 2 \text{ mA},$	2.3 V		133	500		600		600		
R _{on(p)}	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		63	180		225		225	Ω	
		VINH = VIL	4.5 V		35	100		125		125		
	Difference in	$I_T = 2 \text{ mA},$	2.3 V		1.5	30		40		40		
ΔR_{on}		$V_I = V_{CC}$ to GND,	3 V		1.1	20		30		30	Ω	
	between switches	VINH = VIL	4.5 V		0.7	15		20		20		
ΙĮ	Control input current	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ	
I _{soff}	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_{INH} = V_{IH}$ (see Figure 2)	5.5 V			±0.1	PODUCY	±1		±1	μΑ	
I _{son}	On-state switch leakage current	V _I = V _{CC} or GND, V _{INH} = V _{IL} (see Figure 3)	5.5 V			±0.1	Q	±1		±1	μΑ	
Icc	Supply current	V _I = V _{CC} or GND	5.5 V					20		20	μΑ	
C _{IC}	Control input capacitance	f = 10 MHz	3.3 V		2.1						pF	
C _{IS}	Common terminal capacitance		3.3 V		13.1						pF	
COS	Switch terminal capacitance		3.3 V		5.6						pF	
CT	Feed-through capacitance		3.3 V		0.5						pF	



SCLS429B - MAY 1999 - REVISED JUNE 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DAD	AMETER	FROM TO		TEST	Τμ	λ = 25°C	;	SN54LV4052A		SN74LV4052A		UNIT
PAR	AMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		1.9	10		16		16	ns
tPZH, tPZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		8	18		23		23	ns
tPHZ, tPLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		8.3	18		23		23	ns
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		3.8	12	Snac	18		18	ns
^t PZH [,] ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		9.4	28	Hd.	35		35	ns
^t PHZ [,] ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		12.4	28		35		35	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DAD	PARAMETER		то	TEST	Τμ	λ = 25°C	;	SN54LV4	052A	SN74LV4052A		UNIT
PAR	KAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		1.2	6		10		10	ns
^t PZH [,] ^t PZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		5.7	12		15		15	ns
tPHZ, tPLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		6.6	12	90	15		15	ns
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		2.5	9	Snac	12		12	ns
^t PZH [,] ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		6.7	20	Hd.	25		25	ns
^t PHZ [,] ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		9.5	20		25		25	ns

SCLS429B - MAY 1999 - REVISED JUNE 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

DAF	RAMETER	FROM	то	TEST	T/	λ = 25°C	;	SN54LV4052	2A	SN74LV	4052A	UNIT
PAR	KAWIETEK	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN MAX		MIN	MAX	UNII
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 15 pF, (see Figure 4)		0.7	4		7		7	ns
tPZH, tPZL	Enable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		4	8	4	10		10	ns
tPHZ, tPLZ	Disable delay time	INH	COM or Y	C _L = 15 pF, (see Figure 5)		5	8	BAG	10		10	ns
tPLH, tPHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		1.5	6	Snac	8		8	ns
tPZH, tPZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		4.7	14	da	18		18	ns
t _{PHZ} , t _{PLZ}	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		6.9	14		18		18	ns

analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TE	Vaa	T,	λ = 25°C	;	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CONDI	TIONS	VCC	MIN	TYP	MAX	UNII
_			$C_L = 50 \text{ pF},$	2.3 V		30			
Frequency response (switch on)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	e wave)	3 V		35		MHz
(* ** ** *)			(see Note 5 and		4.5 V		50		
			$C_L = 50 \text{ pF},$		2.3 V		-45		
Crosstalk (between any switches)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	3 V		-45		dB	
(,			(see Note 6 and	4.5 V		-45			
			C _L = 50 pF,		2.3 V		20		mV
Crosstalk (control input to signal output)	INH	COM or Y	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (squ	3 V		35			
(control in partic eliginal curput)			(see Figure 8)	4.5 V		65			
			$C_L = 50 \text{ pF},$		2.3 V		-45		
Feed-through attenuation (switch off)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine	3 V		-45		dB	
(content con)			(see Note 6 and Figure 9)		4.5 V		-45		
		Y or COM	$R_L = 10 \text{ k}\Omega$, $f_{\text{in}} = 1 \text{ kHz}$	V _I = 2 V _{p-p}	2.3 V		0.1		
Sine-wave distortion	COM or Y			V _I = 2.5 V _{p-p}	3 V		0.1	·	
			(sine wave) (see Figure 10)	V _I = 4 V _{p-p}	4.5 V		0.1	·	

NOTES: 5. Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads –3 dB.

6. Adjust fin voltage to obtain 0 dBm at input.

operating characteristics, T_A = 25°C

	PARAMETER	TEST COI	TYP	UNIT	
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	11.8	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output




Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feed-Through Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated