

FEATURES

- Member of the Texas Instruments Widebus+™ Family
- **TI-OPC[™]** Circuitry Limits Ringing on **Unevenly Loaded Backplanes**
- **OEC™** Circuitry Improves Signal Integrity and **Reduces Electromagnetic Interference**
- **Bidirectional Interface Between GTLP Signal** Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)

LVTTL Outputs (-24 mA/24 mA)

- GTLP Rise and Fall Times Designed for . **Optimal Data-Transfer Rate and Signal** Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support **Live Insertion**
- **Bus Hold on A-Port Data Inputs**
- Distributed V_{CC} and GND Pins Minimize • **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

DESCRIPTION/ORDERING INFORMATION

The SN74GTLPH32945 is a medium-drive, 32-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as four 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

•

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH32945 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

	T _A PACKAGE ⁽¹⁾			ORDERABLE PART NUMMER	TOP-SIDE MARKING					
	–40°C to 85°C	LFBGA – GKE	Tape and reel	SN74GTLPH32945KR	GM45					

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus+, TI-OPC, OEC are trademarks of Texas Instruments.


SCES293C-OCTOBER 1999-REVISED JUNE 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GKE PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS

	1	2	3	4	5	6
Α	1A2	1A1	1DIR	1 0E	1B1	1B2
В	1A4	1A3	GND	GND	1B3	1B4
С	1A6	1A5	1V _{CC}	1BIAS V _{CC}	1B5	1B6
D	1A8	1A7	GND	GND	1B7	1B8
Е	2A2	2A1	GND	GND	2B1	2B2
F	2A4	2A3	1V _{CC}	1V _{REF}	2B3	2B4
G	2A6	2A5	GND	GND	2B5	2B6
н	2A7	2A8	2DIR	2 0E	2B8	2B7
J	3A2	3A1	3DIR	3 0E	3B1	3B2
к	3A4	3A3	GND	GND	3B3	3B4
L	3A6	3A5	2V _{CC}	2BIAS V _{CC}	3B5	3B6
м	3A8	3A7	GND	GND	3B7	3B8
Ν	4A2	4A1	GND	GND	4B1	4B2
Р	4A4	4A3	2V _{CC}	2V _{REF}	4B3	4B4
R	4A6	4A5	GND	GND	4B5	4B6
Т	4A7	4A8	4DIR	4 0E	4B8	4B7

FUNCTIONAL DESCRIPTION

The SN74GTLPH32945 is a medium-drive (50-mA), 32-bit bus transceiver partitioned as four 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.


For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except \overline{OE} and DIR are low.

FUNCTION TABLE


INP	UTS	OUTPUT	MODE				
ŌĒ	DIR	OUTFOI	WICDE				
Н	Х	Z	Isolation				
L	L	B data to A port	True transporent				
L	Н	A data to B port	True transparent				

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels

(1) $1V_{CC}$ and 1BIAS V_{CC} are associated with these channels.



LOGIC DIAGRAM (POSITIVE LOGIC) (CONTINUED)⁽¹⁾

To Seven Other Channels

(1) $2V_{CC}$ and 2BIAS V_{CC} are associated with these channels.

SCES293C-OCTOBER 1999-REVISED JUNE 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V
M		A-port and control inputs	-0.5	7	V
VI	Input voltage range ⁽²⁾	B port and V _{REF}	-0.5	4.6	v
M	Voltage range applied to any output in the	A port	-0.5	7	V
Vo	high-impedance or power-off state ⁽²⁾	B port	-0.5	4.6	v
1-	Current into any output in the low state	A port		48	~ ^
I _O	Current into any output in the low state	B port		100	mA
lo	Current into any A-port output in the high state	(3)		48	mA
	Continuous current through each V_{CC} or GND		±100	mA	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			40	°C/W
T _{stg}	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3)

This current flows only when the output is in the high state and $V_0 > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7. (4)

SCES293C-OCTOBER 1999-REVISED JUNE 2005



Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT		
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V		
V	Termination valtage	GTL	1.14	1.2	1.26	V		
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	v		
M		GTL	0.74	0.8	0.87	V		
V _{REF}	Reference voltage	GTLP	0.87	1	1.1	V		
N/		B port			V _{TT}	M		
VI	Input voltage	Except B port		V _{CC}	5.5	V		
N/		B port	V _{REF} + 0.05			V		
V _{IH}	High-level input voltage	Except B port	2			v		
M		B port			$V_{REF} - 0.05$	V		
V _{IL}	Low-level input voltage	Except B port			0.8	V		
I _{IK}	Input clamp current	L.			-18	mA		
I _{OH}	High-level output current	A port			-24	mA		
	I and be all a stand as more of	A port			24			
I _{OL}	Low-level output current	B port			50	mA		
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V		
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			μs/V		
T _A	Operating free-air temperature		-40		85	°C		

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS $V_{CC} = 3.3 \text{ V}$ first, I/O second, and $V_{CC} = 3.3 \text{ V}$ last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is (2) acceptable but, generally, GND is connected first.

(3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded. (4) V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} . TI-OPC circuitry is enabled in the A-to-B direction and is activated when $V_{TT} > 0.7$ V above V_{REF} . If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS		MIN TY	P ⁽¹⁾ MAX	UNIT	
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA		-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = −100 μA	V _{CC} - 0.2			
V _{OH}	A port	V 245 V	I _{OH} = -12 mA	2.4		V	
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA		0.2		
	A port	V _{CC} = 3.15 V	$I_{OL} = 12 \text{ mA}$		0.4		
		$v_{\rm CC} = 3.15$ v	I _{OL} = 24 mA		0.5		
V _{OL}		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA		0.2	V	
	B port		I _{OL} = 10 mA		0.2		
		V _{CC} = 3.15 V	$I_{OL} = 40 \text{ mA}$		0.4		
			I _{OL} = 50 mA		0.55		
I _I	Control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V		±10	μΑ	
ı (2)	A port	\/ _ 2.45.\/	$V_{O} = V_{CC}$		10	۸	
I _{OZH} ⁽²⁾	B port	$-V_{CC} = 3.45 V$	V _O = 1.5 V		10	μA	
I _{OZL} ⁽²⁾	A and B ports	V _{CC} = 3.45 V,	$V_0 = GND$		-10	μΑ	
I _{BHL} ⁽³⁾	A port	V _{CC} = 3.15 V,	$V_{I} = 0.8 V$	75		μΑ	
I _{ВНН} ⁽⁴⁾	A port	V _{CC} = 3.15 V,	$V_I = 2 V$	-75		μΑ	
I _{BHLO} (5)	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	500		μΑ	
I _{BHHO} ⁽⁶⁾	A port	$V_{CC} = 3.45 V,$	$V_I = 0$ to V_{CC}	-500		μΑ	
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high		100		
cc	A or B port	V_1 (A-port or control inputs) = V_{CC} or GND,	Outputs low		100	mA	
		V_{I} (B port) = V_{TT} or GND	Outputs disabled		100	1	
$\Delta I_{CC}^{(7)}$		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GND	V _{CC} – 0.6 V,		1	mA	
C _i	Control inputs	V _I = 3.15 V or 0			4.5 5	pF	
	A port	V _O = 3.15 V or 0			7.5 9	9	
C _{io}	B port		7.5 9	pF			

(1)

(2)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current. The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max. (3)

(4) The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC and then lowering it to $V_{\mbox{\scriptsize IH}}\mbox{min}.$

An external driver must source at least $\mathsf{I}_{\mathsf{BHLO}}$ to switch this node from low to high. (5)

An external driver must sink at least I_{BHHO} to switch this node from high to low. (6)

(7) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Hot-Insertion Specifications for A Port

over recommended operating free-air temperature range

PARAMETER		MIN	MAX	UNIT		
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_0 = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	$V_0 = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA

SCES293C-OCTOBER 1999-REVISED JUNE 2005

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS							
I _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 1.5 V		10	μA			
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_O = 0.5 \text{ V}$ to 1.5 V, $\overline{OE} = 0$		±30	μA			
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA			
	$V_{CC} = 0$ to 3.15 V		$V_{\rm c}$ (B port) 0 to 1 5 $V_{\rm c}$		5	mA			
I_{CC} (BIAS V_{CC})	V_{CC} = 3.15 V to 3.45 V	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μA			
Vo	$V_{CC} = 0,$	BIAS V_{CC} = 3.3 V,	l _O = 0	0.95	1.05	V			
Ι _Ο	$V_{CC} = 0,$	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0.6 V	-1		μA			

Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature, $V_{\rm TT}$ = 1.5 V and $V_{\rm REF}$ = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	МАХ	UNIT	
t _{PLH}	٨	В	2.1		6.3		
t _{PHL}	A	D	2.1		6.3	ns	
t _{en}	ŌĒ	В	2		6.9		
t _{dis}	UE	D	2		6.9	ns	
t _r	Rise time, B outp	uts (20% to 80%)		2.5		ns	
t _f	Fall time, B output	uts (80% to 20%)		2.1		ns	
t _{PLH}	D	٨	2.1		5.3		
t _{PHL}	B	A	2.1		5.3	ns	
t _{en}		А	0.3		5.7	ns	
t _{dis}	UE	A	0.3		5.7		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES293C-OCTOBER 1999-REVISED JUNE 2005





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_r \approx 2 ns, t_f \approx 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

SCES293C-OCTOBER 1999-REVISED JUNE 2005

Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane




Figure 3. Medium-Drive RLC Network

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP ⁽¹⁾	UNIT
t _{PLH}	٥	В	4.3	ns
t _{PHL}	A	D	4.3	
t _{en}	OE	В	5	20
t _{dis}	GE	D	4.4	ns
t _r	Rise time, B outp	1	ns	
t _f	Fall time, B outp	2	ns	

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.



16-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74GTLPH32945KR	NRND	LFBGA	GKE	96	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	GM945	
SN74GTLPH32945ZKER	ACTIVE	LFBGA	ZKE	96		TBD	Call TI	Call TI	-40 to 85	GM945	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

16-Aug-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLPH32945KR	LFBGA	GKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLPH32945KR	LFBGA	GKE	96	1000	336.6	336.6	41.3

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-205 variation CC.
 - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated