August 2000

1MHz



LMV111 **Operational Amplifier with Bias Network**

General Description

The LMV111 integrates a rail-to-rail op amp with a V⁺/2 bias circuit into one ultra tiny package, SC70-5 or SOT23-5. The core op amp of the LMV111 is an LMV321, which provides rail-to-rail output swing, excellent speed-power ratio, 1MHz bandwidth, and 1V/µs of slew rate with low supply current.

The LMV111 reduces external component count. It is a cost effective solution for applications where low voltage operation, low power consumption, space saving, and reliable performance are needed. It enables the design of small portable electronic devices, and allows the designer to place the device closer to the signal source to reduce noise pickup and increase signal integrity.

Features


(For 5V Supply, Typical Unless Otherwise Noted)

Resistor ratio matching	1% (typ)
Space saving package	SC70-5 & SOT23-5
Industrial temp. range	–40°C to +85°C


- □ Low supply current 130µA
- □ Gain-bandwidth product
- □ Rail-to-Rail output swing
- □ Guaranteed 2.7V and 5V performance


Applications

- General purpose portable devices
- Active filters
- Mobile communications
- Battery powered electronics
- Microphone preamplifiers



Gain and Phase vs. Capacitive Load





Connection Diagram

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Machine Model	200V
Human Body Model	1500V
Supply Voltage (V ⁺ –V ⁻)	5.5V
Output Short Circuit to V +	(Note 3)
Output Short Circuit to V -	(Note 4)
Storage Temp. Range	–65°C to 150°C

Junction Temp. (T _J max) (Note 5)	150°C
Mounting Temperature	
Infrared or Convection (20 sec)	235°C
Operating Ratings (Note 1)	
Supply Voltage	2.7V to 5.0V
Temperature Range	–40°C ≤ T _{.1} ≤ 85°C

Temperature Range	$-40^{\circ}C \leq T_{J} \leq 85^{\circ}C$
Thermal Resistance (θ_{JA})	
5-pin SC70-5	478°C/W
5-pin SOT23-5	265°C/W

2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T $_J$ = 25°C, V⁺ = 2.7V, V⁻ = 0V, V_O = V⁺/2 and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 6)	Limit (Note 7)	Units
V _o Output Swing	Output Swing	$R_L = 10k\Omega$ to 1.35V	V ⁺ -0.01	V ⁺ -0.1	V
				min	
		0.06	0.18	V	
					max
I _S	Is Supply Current		80	170	μA
					max
Resistor Ratio Matching		1		%	
GBWP	Gain-Bandwidth Product	C _L = 200pF	1		MHz
Φ_{m}	Phase Margin		60		Deg
G _m	Gain Margin		10		dB

5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T $_J$ = 25°C, V⁺ = 5V, V⁻ = 0V, V_O = V⁺/2 and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 6)	Limit (Note 7)	Units
V _o Output Swing	Output Swing	$R_{\rm L} = 2k\Omega$ to 2.5V	V ⁺ -0.04	V ⁺ -0.3	V
		_		V+ -0.4	min
			0.12	0.3	V
			0.4	max	
		$R_{L} = 10k\Omega$ to 2.5V	V+ -0.01	V+ -0.1	V
			V* –0.2	min	
		0.065	0.18	V	
			0.28	max	
I _O Output Current	Output Current	Sourcing, $V_O = OV$	60	5	mA
				min	
	Sinking, $V_0 = 5V$	160	10	mA	
				min	
I _S Supply Current Resistor Ratio Matching	Supply Current		130	250	μA
				350	max
	Resistor Ratio Matching		1		%
GBWP	Gain-Bandwidth Product	C _L = 200pF	1		MHz
φm	Phase Margin		60		Deg
G _m	Gain Margin		10		dB
SR	Slew Rate	(Note 8)	1		V/µs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. **Note 2:** Human body model, 1.5kΩ in series with 100pF. Machine model, 0Ω in series with 100pF.

5V Electrical Characteristics (Continued)

Note 3: Shorting circuit output to V^+ will adversely affect reliability.

Note 4: Shorting circuit output to V ⁻ will adversely affect reliability.


Note 5: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is P $_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 6: Typical values represent the most likely parametric norm.


Note 7: All limits are guaranteed by testing or statistical analysis.

Note 8: Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.


Typical Performance Characteristics (Unless otherwise specified, $V_s = +5V$, single supply, $T_A = 25^{\circ}C$.)



Sinking Current vs. Output Voltage



Open Loop Frequency vs. Response





Sinking Current vs.

Output Voltage

1000

100

10

1

0.1

0.01

0.001

80

70

60

50

40

30

20

10

0

-10

1k

(dB)

Gain

0.01

Open Loop Frequency

Response vs. Temperature

-85°C

-40%

101

0.1

Output Voltage Referenced to GND (V)

10

120

105

90

75

60

45

30

15

0

10M

-15

DS101262-8

(Deg)

Margin (

Phase


DS101262-5

 $V_{\rm S} = 5V$


2kΩ

(mA)


SINK




Sourcing Current vs. Output Voltage



Open Loop Frequency vs. Response



Gain and Phase vs. Capacitive Load



100k

Frequency (Hz)

1M

LMV111

Typical Performance Characteristics (Unless otherwise specified, $V_s = +5V$, single supply, $T_A =$ 25°C.) (Continued)

Gain and Phase vs. **Capacitive Load** 70 40 C_ = 500 pF = 500 pF Ϋ́c 5 60 120 = 100 R 50 <u> N N</u> 100 -PHASE+ 40 80 Phase Margin (Deg) 60 Gain (dB) 30 20 40 10 20 0 0 -10 -20 -20 40 -30 -60 10k 100k 1M 10M Frequency (Hz) DS101262-10

Non-Inverting Small Signal Pulse


 $T_A = 25^{\circ}C R_L = 2 k\Omega$

Response


INPUT SIGNAL

OUTPUT SIGNAL

(50 mV/div)




Non-Inverting Large Signal Pulse Response




TIME (1 μ s/div) DS101262-12

Inverting Small Signal Pulse Response



TIME (1 µs/div) DS101262-15

Open Loop Output Impedance vs. Frequency




TIME (1 µs/div) DS101262-13

$T_{\Delta} = 25^{\circ}C R_{I} = 2 k\Omega$


Inverting Large Signal Pulse

Response




TIME (1 μ s/div) DS101262-14

Short Circuit Current vs. Temperature (Sinking)




Short Circuit Current vs. **Temperature (Sourcing)**



Typical Performance Characteristics (Unless otherwise specified, V_s = +5V, single supply, T_A = 25°C.) (Continued)

Output Voltage Swing vs. Supply Voltage



Application Section

The LMV111 integrates a rail-to-rail op amp and a V +/2 bias circuit into one ultra tiny package. With its small footprint and reduced component count for bias network, it enables the design of smaller portable electronic products, such as cellular phones, pagers, PDAs, PCMCIA cards, etc. In addition, the integration solution minimizes printed circuit board stray capacitance, and reduces the complexity of circuit design.

The core op amp of this family is National's LMV321.

1.0 Supply Bypassing


The application circuits in this datasheet do not show the power supply connections and the associated bypass capacitors for simplification. When the circuits are built, it is always required to have bypass capacitors. Ceramic disc capacitors (0.1µF) or solid tantalum (1µF) with short leads, and located close to the IC are usually necessary to prevent interstage coupling through the power supply internal impedance. Inadequate bypassing will manifest itself by a low frequency oscillation or by high frequency instabilities. Sometimes, a 10µF (or larger) capacitor is used to absorb low frequency variations and a smaller 0.1µF disc is paralleled across it to prevent any high frequency feedback through the power supply lines.

2.0 Input Voltage Range

The input voltage should be within the supply rails. The ESD protection circuitry at the input of the device includes a diode between the input pin and the negative supply pin. Driving the input more than 0.6V (at 25°C) beyond the negative supply will turn on the diode and cause signal distortions.

3.0 Capacitive Load Tolerance

The LMV111 can directly drive 200pF capacitive load with unity gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse or oscillation. To drive a heavier capacitive load, a resistive isolation can be used as shown in Figure 1.





The isolation resistor R_{iso} and the C_L form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of R_{iso}. A 50Ω to 100Ω isolation resistor is recommended for initial evaluation. The bigger the $\mathsf{R}_{\mathrm{iso}}$ resistor value, the more stable V_{OUT} will be.

LMV111

Application Section (Continued)

4.0 Phase Inverting AC Amplifier

A single supply phase inverting AC amplifier is shown in *Figure 2*. The output voltage is biased at mid-supply, and AC input signal is amplified by (R₂/R₁). Capacitor C_{IN} acts as an input AC coupling capacitor to block DC potentials. A capacitor of 0.1µF or larger can be used. The output of the LMV111 can swing rail-to-rail. To avoid output distortion, the peak-to-peak amplitude of the input AC signal should be less than $V_{CC}(R_1/R_2)$.

It is recommended that a small-valued capacitor is used across the feedback resistor R_2 to eliminate stability problems, prevent peaking of the response, and limit the bandwidth of the circuit. This can also help to reduce high frequency noise and some other interference.




FIGURE 2. Phase Inverting AC Amplifier

5.0 Fixed Current Source

A multiple fixed current source is show in *Figure 3*. A reference voltage (V_{REF} = 2.5V) is established across resistor R₃ by the voltage divider (R₃ and R₄). Negative feedback is used to cause the voltage drop across R₁ to be equal to V_{REF}. This controls the emitter current of transistor Q1 and if we neglect the base current of Q1 and Q2, essentially this same current is available out of the collector of Q1. A Darlington connection can be used to reduce errors due to the bias current of Q1.




FIGURE 3. Fixed Current Source

6.0 Difference Amplifier

The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier, in making a differential to single-ended conversion or in rejecting a common mode signal.







FIGURE 4. Difference Amplifier







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.