



April 2000

**QFET™**

## FQB3N40 / FQI3N40

### 400V N-Channel MOSFET


#### General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, electronic lamp ballast based on half bridge.

#### Features

- 2.5A, 400V,  $R_{DS(on)} = 3.4\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 6.0 nC)
- Low Crss ( typical 4.2 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



#### Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	FQB3N40 / FQI3N40	Units
V <sub>DSS</sub>	Drain-Source Voltage	400	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C) - Continuous (T <sub>C</sub> = 100°C)	2.5	A
		1.58	A
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)	10	A
V <sub>GSS</sub>	Gate-Source Voltage	± 30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	120	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)	2.5	A
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	5.5	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *	3.13	W
	Power Dissipation (T <sub>C</sub> = 25°C)	55	W
	- Derate above 25°C	0.44	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

#### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	--	2.27	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient *	--	40	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	--	62.5	°C/W

\* When mounted on the minimum pad size recommended (PCB Mount)

## Electrical Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	400	--	--	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.4	--	$V/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 320\text{ V}, T_C = 125^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

### On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	3.0	--	5.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 1.25\text{ A}$	--	2.6	3.4	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 50\text{ V}, I_D = 1.25\text{ A}$ (Note 4)	--	1.7	--	S

### Dynamic Characteristics

$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	180	230	pF
$C_{oss}$	Output Capacitance		--	35	45	pF
$C_{rss}$	Reverse Transfer Capacitance		--	4.2	6	pF

### Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 200\text{ V}, I_D = 2.5\text{ A},$ $R_G = 25\ \Omega$  (Note 4, 5)	--	9	25	ns
$t_r$	Turn-On Rise Time		--	40	90	ns
$t_{d(off)}$	Turn-Off Delay Time		--	10	30	ns
$t_f$	Turn-Off Fall Time		--	25	60	ns
$Q_g$	Total Gate Charge	$V_{DS} = 320\text{ V}, I_D = 2.5\text{ A},$ $V_{GS} = 10\text{ V}$  (Note 4, 5)	--	6.0	7.5	nC
$Q_{gs}$	Gate-Source Charge		--	1.6	--	nC
$Q_{gd}$	Gate-Drain Charge		--	2.8	--	nC

### Drain-Source Diode Characteristics and Maximum Ratings

$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	2.5	A	
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	10	A	
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 2.5\text{ A}$	--	--	1.5	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0\text{ V}, I_S = 2.5\text{ A},$	--	170	--	ns
$Q_{rr}$	Reverse Recovery Charge	$dI_F / dt = 100\text{ A}/\mu\text{s}$ (Note 4)	--	0.64	--	$\mu\text{C}$

#### Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $L = 34\text{ mH}, I_{AS} = 2.5\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\ \Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 2.5\text{ A}, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300\ \mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics


**Typical Characteristics** (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**





**Figure 10. Maximum Drain Current vs. Case Temperature**





**Figure 11. Transient Thermal Response Curve**



Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms




Package Dimensions

D<sup>2</sup>PAK



Package Dimensions (Continued)

# I<sup>2</sup>PAK



FQB3N40 / FQI3N40



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sub>x</sub> <sup>™</sup>	HiSeC <sup>™</sup>	SuperSOT <sup>™</sup> -8
Bottomless <sup>™</sup>	ISOPLANAR <sup>™</sup>	SyncFET <sup>™</sup>
CoolFET <sup>™</sup>	MICROWIRE <sup>™</sup>	TinyLogic <sup>™</sup>
CROSSVOLT <sup>™</sup>	POP <sup>™</sup>	UHC <sup>™</sup>
E <sup>2</sup> CMOS <sup>™</sup>	PowerTrench <sup>®</sup>	VCX <sup>™</sup>
FACT <sup>™</sup>	QFET <sup>™</sup>	
FACT Quiet Series <sup>™</sup>	QS <sup>™</sup>	
FAST <sup>®</sup>	Quiet Series <sup>™</sup>	
FAST <sub>r</sub> <sup>™</sup>	SuperSOT <sup>™</sup> -3	
GTO <sup>™</sup>	SuperSOT <sup>™</sup> -6	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

find products

[Home](#) >> [Find products](#) >>

- [Products groups](#)
- [Analog and Mixed](#)
- [Signal](#)
- [Discrete](#)
- [Interface](#)
- [Logic](#)
- [Microcontrollers](#)
- [Non-Volatile](#)
- [Memory](#)
- [Optoelectronics](#)
- [Markets and applications](#)
- [New products](#)
- [Product selection and parametric search](#)
- [Cross-reference search](#)

FQB3N40  
400V N-Channel QFET

Contents  
[General description](#) | [Features](#) | [Product status/pricing/packaging](#)

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, electronic lamp ballast based on half bridge.

[back to top](#)

Features

- 2.5A, 400V,  $R_{DS(on)} = 3.4\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 6.0 nC)
- Low Crss ( typical 4.2 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

[back to top](#)

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQB3N40TM	Full Production	\$0.55	TO-263(D2PAK)	2	TAPE REEL

Datasheet  
[Download this datasheet](#)

PDF

[e-mail this datasheet](#)

[E-]

This page [Print version](#)

Related Links

[Request samples](#)

[Dotted line](#)  
[How to order products](#)

[Dotted line](#)  
[Product Change Notices](#)

[\(PCNs\)](#)

[Dotted line](#)  
[Support](#)

[Dotted line](#)  
[Distributor and field sales](#)

[representatives](#)

[Dotted line](#)  
[Quality and reliability](#)

[Dotted line](#)  
[Design tools](#)

technical information

buy products

technical support

my Fairchild

company

\* 1,000 piece Budgetary Pricing

[back to top](#)

[Home](#) | [Find products](#) | [Technical information](#) | [Buy products](#) |  
[Support](#) | [Company](#) | [Contact us](#) | [Site index](#) | [Privacy policy](#)

---

[© Copyright 2002 Fairchild Semiconductor](#)

---