

Sample &

Buy





SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

Support &

Community

....

DRV3202-Q1 3-Phase Brushless Motor Driver Not Recommended for New Designs

Technical

Documents

1 Features

- 3-Phase Pre-drivers for N-channel MOS Field Effect Transistors (MOSFETs)
- Pulse Width Modulation (PWM) Frequency up to 20 kHz
- Fault Diagnostics
- Charge Pump
- Phase Comparators
- Phase Monitoring Sample and Hold Op-Amps
- Central Processing Unit (CPU) Reset Generator
- Serial Port I/F (SPI)
- Motor Current Sense
- 80-pin HTQFP
- Controller Area Network (CAN)
- 5-V Regulator

2 Applications

Automotive

3 Description

Tools &

Software

The DRV3202-Q1 device is a field effect transistor (FET) pre-driver designed for 3-phase motor control and its application such as an oil pump or a water pump. It is equipped with three high-side pre-FET drivers and three low-side drivers which are controlled by an external microcontroller (MCU). The power for the high side is supplied by a charge pump and no bootstrap cap is needed. For commutation, this integrated circuit (IC) sends a conditional motor drive signal and output to the MCU. Diagnostics overcurrent. provide undervoltage, overvoltage, overtemperature and power bridge faults. The motor current can be measured using an integrated current sense amplifier and comparator in a battery commonmode range, which allows the motor current to be used in a high-side current sense application. Gain is attained by external resistors. If the MCU does not have enough bandwidth, the phase monitoring sample and hold amplifiers can hold phase information until the MCU is ready to process it. The interfaces include SPI and CAN. The pre-driver and other internal settings can be configured through the SPI. The CAN is used to communicate with other electronic control units (ECUs).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV3202-Q1	HTQFP (80)	12.00 mm × 12.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Table of Contents

7.2

7.3

9

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision history 2
5	Pin	Configuration and Functions 4
6	Spe	cifications6
	6.1	Absolute Maximum Ratings 6
	6.2	ESD Ratings 6
	6.3	Thermal Information 6
	6.4	Electrical Characteristics7
	6.5	Supply Voltage and Current 12
7	Deta	ailed Description 19

7.1 Functional Block Diagram 19

4 Revision history

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2012) to Revision B

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed device status to NRND	1

Changes from Original (October, 2012) to Revision A

•	Changed max rating for PHTM, PH1M, PH2M, and PH3M from -2 -40 V to -1-40 V.	4
•	Changed O to IO for pin 44 and 45	5
•	Deleted Table 1 Pin Equivalent Circuits.	6
•	Changed VCANH and VCANL to VCAN_H and VCAN_L in CAN receiver section	7
•	Added 3 new parameters to VCC and VDD Electrical Characteristics table. Changed min, typ, and max values VLRVCC, CVCC, TVCC1, TVCC2, VDDOV, TVDD. Added table note.	8
•	Changed VCANH and VCANL to VCAN_H and VCAN_L in CAN AC characteristic section	8
•	Changed CANH_D to VCANH_D, CANL_D to VCANL_D, and VCANH - VCANL to VCAN_H - VCAN_L in CAN timing chart.	8
•	Changed $V_{chv1_{12}}$ to $V_{chv1_{11}}$, $V_{chv1_{20}}$ to $V_{chv1_{2}}$, $V_{chv2_{12}}$ to $V_{chv2_{21}}$, $V_{chv2_{20}}$ to $V_{chv2_{22}}$, $V_{chv3_{12}}$ to $V_{chv3_{21}}$, $V_{chv3_{20}}$ to $V_{chv3_{22}}$.	9
•	Added min and typ values to V _{chvmax} parameter	. 9
•	Changed min, typ and max values for V _{chv1_0} through V _{chv3_2} ; changed typ R _{on} value from 10 to 8	. 9
•	Removed R_{ONH_H} row, removed cross-references from R_{ONH_HP} and R_{ONH_HN} , added conditions to R_{ONH_HP} and R_{ONH_HN} , changed typ and max values for R_{ONH_HN}	9
•	Removed "side" from V_{OH_L} and V_{OL_L} description, changed high side and low side to pull up and pull down respectively for R_{ONH_L} and R_{ONL_L} . Changed values for R_{ONL_L} from 10 typ to 7 typ and from 20 max to 14 max in pre-driver electrical characteristics table.	9
•	Changed Turn-off time from T _{off_h} to T _{off_l}	. 9
•	Changed min value for V _{inm} from -2 to -1.	
•	Added C1 = 4.7 pF to T_{set_TR1} , T_{set_TR2} , T_{set_TF1} , and T_{set_TF2} conditions in motor current sense electrical characteristics	
•	Changed max current limit from 500 to 550.	
•	Added typ and max values to VB monitor electrical characteristics table	12
•	Changed max I _{VB} from 40 to 35 mA.	
•	Changed ICANH to IA_CANH and ICANL to IA_CANL in CAN testing condition image	



www.ti.com

Page

Page

Not Recommended for New Designs



w	w	w	.t	i.	С	ο	n	ſ


DRV3202-Q1
SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

•	Changed CANTX to CAN_TX and CANH and CANL to CAN_H and CAN_L in CAN reset function image	15
•	Changed CANH and CANL to CAN_H and CAN_L in description section; changed CANH, CANL, and CANM to CAN_H, CAN_L, and CAN_M in block diagram	22
•	Changed charge pump description	22
•	Changed pre-driver description and updated block diagram	23
•	Updated phase comparator description.	24
•	Changed motor current sense description and motor current sense block diagram	25
•	Updated Sample and Hold Mode Block Diagram	25
•	Changed V _{CC} Block Diagram	27
•	Changed VB Monitor description.	28
•	Changed thermal shutdown description.	29
•	Changed location of EN in Figure 34.	30
•	Changed MCU RESET column to RES column; changed values	31

TEXAS INSTRUMENTS

www.ti.com

5 Pin Configuration and Functions



Pin Functions

PIN			FUNCTION	
NO.	NAME	TYPE	MAX RATING	FUNCTION
1	AOUT	0	–0.3–6 V	Test mode output
2	PHTM	I	-1-40 V	Phase comparator reference input
3	PH1M	I	-1-40 V	Phase comparator input
4	PH2M	I	-1-40 V	Phase comparator input
5	PH3M	I	-1-40 V	Phase comparator input
6	PMV1	0	–0.3–6 V	Phase comparator output
7	PMV2	0	–0.3–6 V	Phase comparator output
8	PMV3	0	–0.3–6 V	Phase comparator output
9, 20, 50	GND	I	–0.3–0.3 V	GND
10	PH1T	I	-2-40 V	Phase amplifier input
11	PSC1	0	–0.3–6 V	Sample and hold filter output
12	AMPG	I	–0.3–0.3 V	Quiet GND
13	PH2T	I	-2-40 V	Phase amplifier input
14	PSC2	0	–0.3–6 V	Sample and hold filter output
15	PH3T	I	-2-40 V	Phase amplifier input
16	PSC3	0	–0.3–6 V	Sample and hold filter output
17	PTV1	0	–0.3–6 V	Phase amplifier output
18	PTV2	0	–0.3–6 V	Phase amplifier output
19	PTV3	0	-0.3-6 V	Phase amplifier output
21	PSS1	I	–0.3–6 V	Sample and hold control signal input
22	PSS2	I	–0.3–6 V	Sample and hold control signal input
23	PSS3	Ι	–0.3–6 V	Sample and hold control signal input

Copyright © 2012–2016, Texas Instruments Incorporated



www.ti.com

Pin Functions (continued)

PIN			FUNCTION		
NO.	NAME	TYPE	MAX RATING	FUNCTION	
24	CS	I	-0.3-6 V	SPI chip select	
25	DOUT	0	-0.3-6 V	SPI data output	
26	SCK	Ι	-0.3-6 V	SPI clock	
27	VDD	0	–0.3–3.6 V	Digital supply output	
28	DIN	I	–0.3–6 V	SPI data input	
29	DGND	I	–0.3–0.3 V	Digital GND	
30	CTLEN	Ι	–0.3–6 V	Pre-driver parallel enable input	
31	CTLWL	Ι	–0.3–6 V	Pre-driver parallel input	
32	CTLWH	I	–0.3–6 V	Pre-driver parallel input	
33	CTLVL	I	–0.3–6 V	Pre-driver parallel input	
34	CTLVH	I	–0.3–6 V	Pre-driver parallel input	
35	CTLUL	I	–0.3–6 V	Pre-driver parallel input	
36	CTLUH	I	–0.3–6 V	Pre-driver parallel input	
37	RES	0	–0.3–6 V	Reset output	
38	PRN	I	–0.3–6 V	Pulse input	
39	WDEN	I	–0.3–6 V	Reset generator enable input	
40	FAULT	0	–0.3–6 V	Diagnosis output	
41	OVCR	I	–0.3–6 V	Over current reset input	
42	CAN_PW	I	–0.3–6 V	CAN supply input	
43	CAN_M	0	–27–40 V	CAN transceiver middle point terminal	
44	CAN_H	IO	–27–40 V	CAN transceiver positive terminal	
45	CAN_L	IO	–27–40 V	CAN transceiver negative terminal	
46, 58, 67	N/C	_	_	Not connected	
47	CAN_RX	0	–0.3–6 V	CAN digital output	
48	CAN_TX	I	–0.3–6 V	CAN digital input	
49	S_GND	I	–0.3–0.3 V	CAN GND	
51	ADTH	I	–0.3–6 V	Motor overcurrent threshold input	
52	AMPG	Ι	–0.3–0.3 V	Quiet GND	
53	ALV	0	–0.3–6 V	Motor current sense amp output	
54	AREF	0	–0.3–40 V	Motor current sense reference output	
55	ALFB	0	–0.3–40 V	Motor current sense amp feedback	
56	ALM	Ι	–0.3–40 V	Motor current sense amp negative input	
57	ALP	Ι	–0.3–40 V	Motor current sense amp positive input	
59	VLVD	Ι	–0.3–6 V	V _{CC} undervoltage threshold input	
60	VCCT	Ι	–0.3–6 V	V _{CC} supply input	
61	VCCB	0	–0.3–40 V	V _{CC} regulator base drive for PNP external transistor	
62	VCFB	Ι	–0.3–40 V	V _{CC} regulator current sense input	
63	VBPD	Ι	–0.3–40 V	VB input	
64	UL	0	-0.3–20 V	Pre-driver output	
65	VL	0	-0.3–20 V	Pre-driver output	
66	WL	0	-0.3–20 V	Pre-driver output	
68	TEST1	Ι	–0.3–6 V	Test input	
69	GFB	Ι	–0.3–0.3 V	Power GND	
70	TEST3	Ι	-0.3–20 V	Test input	
71	TEST2	Ι	–0.3–6 V	Test input	
72	UH	0	–0.3–40 V	Pre-driver output	

Copyright © 2012–2016, Texas Instruments Incorporated



DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

Pin Functions (continued)

PIN					
NO.	NAME	TYPE	MAX RATING	FUNCTION	
73	VH	0	-0.3-40 V	Pre-driver output	
74	WH	0	–0.3–40 V	Pre-driver output	
75	PDCPV	0	–0.3–40 V	Charge pump output	
76	CPDR4	0	–0.3–40 V	Charge pump output	
77	CPDR3	0	-0.3-40 V	Charge pump output	
78	CPDR2	0	–0.3–40 V	Charge pump output	
79	CPDR1	0	-0.3-40 V	Charge pump output	
80	VBCP	I	-0.3-4 0V	VB input	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T _A	Operating temperature range	-40	125	degree
TJ	Junction temperature	-40	150	degree
Ts	Storage temperature	-55	150	degree

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge (1)	Human-body model (HBM)	±2000	V
V _(ESD)	Electrostatic discharge ⁽¹⁾	Charged-device model (CDM)	±500	v

(1) ESD testing is performed according to the ACE-Q100 standard.

6.3 Thermal Information

		DRV3202-Q1	
	THERMAL METRIC ⁽¹⁾	PFP (HTQFP)	UNIT
		80 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	23.0	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	7.5	°C/W
θ_{JB}	Junction-to-board thermal resistance	7.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
Ψјв	Junction-to-board characterization parameter	7.4	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	0.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

6.4 Electrical Characteristics

VB = 12 V, $T_A = -40^{\circ}C$ to 125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WATCHDO	G					
VSTN	Function start V_{CC} voltage RES		_	0.8	1.3	V
t _{ON}	Power-on time RES		32	40	48	ms
t _{OFF}	Clock off reset time RES		64	80	96	ms
t _{RL}	Reset pulse low time RES	Refer to Figure 1	16	20	24	ms
t _{RH}	Reset pulse high time RES		64	80	96	ms
t _{RES}	Reset delay time RES	_	30	71.5	90	μs
P _{wth}	Pulse width PRN		200	_	_	ns
SPI						-
F _{op}	Operating frequency		DC	-	4	MHz
T _{lead}	Enable lead time	_	100	_	_	ns
T _{wait}	Wait time between two successive communications	-	5	_	_	μs
T _{lag}	Enable lag time	Refer to Figure 2	100	_	_	ns
T _{pw}	SCLK pulse width		100	_	_	ns
T _{su}	Data setup time		80	_	_	ns
T _h	Data hold time		80	_	_	ns
T _{dis}	Disable time			_	80	ns
T _{del}	Data delay time (SCK to DOUT)	$C_L = 50 \text{ pF}$, Refer to Figure 2	_	-	80	ns
	ISMITTER SECTION)					
VCAN_H			2	2.5	3	V
VCAN_L	Bus voltage recessive		2	2.5	3	V
VDIFF =		$CAN_TX = V_{CC}, I_{CANH} = I_{CANL} = 0,$		-	_	
(VCAN_H _	Differential output voltage	see Figure 3	-500	0	50	mV
VCAN_L)						
VCAN_H	Bus voltage recessive 2	$CAN_TX = VCCRL = 60 \Omega$ between	2.25	2.5	2.75	V
VCAN_L	Bus voltage recessive 2	CAN_H and CAN_L, see Figure 3 and Figure 4	2.25	2.5	2.75	V
VCANH_D	Dominant state CAN_H output voltage	CAN_TX = 0 V, $R_L = 60 \Omega$ between	2.75	3.5	4.5	V
VCANL_D	Dominant state CAN_L output voltage	CAN_H and CAN_L, see Figure 3	0.5	1.5	2.25	V
VDIFF = (VCANH_ D - VCANL_D)	Differential output voltage	CAN_TX = 0 V, R _L = 60 Ω between CAN_H and CAN_L	1.5	2	3	V
IA_CANH	CAN_H short circuit threshold current	CAN_TX = 0 V	70	_	160	mA
IA_CANL	CAN_L short circuit threshold current	CAN_TX = 0 V	70	_	160	mA
t _{ovcan}	Overcurrent to output switch-off delay	Refer to Figure 6	200			ns
T _{RESCAN}	Self recovery time	Refer to Figure 6	8	25	50	μs
CAN (RECE	IVER SECTION)				<u>.</u>	
V _{DOM}	Differential input voltage for dominant state (VDIFF = VCAN_H - VCAN_L)	VCAN_L = -12 V to 12 V, CAN_TX = V _{CC}	900			mV
V _{REC}	Differential input voltage for recessive state (VDIFF = VCAN_H - VCAN_L)	VCAN_L = -12 V to 12 V, CAN_TX = V _{CC}			500	mV
V _{hys}	Differential input hysteresis		80	150	_	mV

Copyright © 2012–2016, Texas Instruments Incorporated

www.ti.com

STRUMENTS

FEXAS

Electrical Characteristics (continued)

VB = 12 V, $T_A = -40^{\circ}C$ to 125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{com} = (VCAN_H - VCAN_L) / 2	Input common mode voltage range		-12	_	12	V
R _{IN}	Input resistance CAN_H, CAN_L	$CAN_TX = V_{CC}$	5	-	50	kΩ
R _{DIFF}	Differential input resistance	$CAN_TX = V_{CC}$	10	-	100	kΩ
C _{IN} ⁽¹⁾	Input capacitance to ground CAN_H, CAN_L	$CAN_TX = V_{CC}$	-	20	46	pF
C _{DIFF} ⁽¹⁾	Differential input capacitance to ground	CAN_TX = V _{CC}	_	10	-	pF
C _{IN} ⁽¹⁾	Input capacitance between CAN_H and CAN_L	$CAN_TX = V_{CC}$	-	-	46	pF
CAN (AC C	HARACTERISTIC)		·			
t _{TDhHS}	Delay time from CAN_TX to VDIFF = VCAN_H - VCAN_L	Refer to Figure 3	-	_	100	ns
t _{TDIHS}		Refer to Figure 3	-	-	100	ns
t _{DRHS}	Delay time from VDIFF = VCAN_H - VCAN_L to CAN_RX	Refer to Figure 3	-	_	150	ns
t _{TRIHS}	Delay time from CAN_TX to CAN_RX	Refer to Figure 3	_	-	300	ns
t _{TRhHS}		Refer to Figure 3	-	_	300	ns
SRHS_R	Slew rate, CAN_H, rise	Threshold set to 20%-80%		20	85	ns
SRHS_F	Slew rate, CAN_H, fall	Threshold set to 80%-20%		20	85	ns
SRLS_R	Slew rate, CAN_L, rise	Threshold set to 20%-80%		20	85	ns
SRLS_F	Slew rate, CAN_L, fall	Threshold set to 80%-20%		20	85	ns
CAN (SPLIT	, OPTIONAL)					
VCAN_M_I	Output voltage	I_{source} , $I_{sink} = 500 \ \mu A$	0.3	0.5	0.7	V _{CC}
VCAN_M_ u	Output voltage, unloaded condition	$R_{measure} > 1 M\Omega$	0.45	0.5	0.55	V_{CC}
CAN (POW	ER OFF CONDITION)					
R _{IN}	Input resistance CAN_H, CAN_L	VB = 0 V	10	-	100	kΩ

(1) Specified by design



www.ti.com

DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

Electrical Characteristics (continued)

VB = 12 V, $T_A = -40^{\circ}$ C to 125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE F	PUMP ⁽¹⁾					
V _{chv1_0}		VB = 5.3 V, I_{load} = 0 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F	VB + 7	VB + 8	VB + 9	V
V _{chv1_1}		VB = 5.3 V, I_{load} = 5 mA, C1 = C2 = 47 nF, CCP = 2.2 μF	VB + 6	VB + 7	VB + 8	V
V _{chv1_2}		VB = 5.3 V, I_{load} = 8 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F	VB + 5	VB + 6	VB + 7	V
V _{chv2_0}		$\label{eq:VB} \begin{array}{l} VB = 12 \; V, \; I_{load} = 0 \; mA, \; C1 = C2 = \\ 47 \; nF, \\ CCP = 2.2 \; \muF \end{array}$	VB + 13	VB + 14	VB + 15	V
V _{chv2_1}	Output voltage	VB = 12 V, I_{load} = 11 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F	VB + 13	VB + 14	VB + 15	V
V _{chv2_2}		VB = 12 V, I_{load} = 18 mA, C1 = C2 = 47 nF, CCP = 2.2 μF	VB + 12.5	VB + 13.5	VB + 15	V
V _{chv3_0}		VB = 18 V, I_{load} = 0 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F	VB + 13	VB + 14	VB + 15	V
V _{chv3_1}		VB = 18 V, I_{load} = 13 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F	VB + 13	VB + 14	VB + 15	V
V _{chv3_2}		VB = 18 V, I_{load} = 22 mA, C1 = C2 = 47 nF, CCP = 2.2 μF	VB + 13	VB + 14	VB + 15	V
V _{chvmax}	Maximum voltage		35	37.5	40	V
V _{chvUV}	Undervoltage detection threshold		VB + 4	VB + 4.5	VB + 5	V
T _{chv} ⁽¹⁾	Rise time	VB = 5.3 V, C1 = C2 = 47 nF, CCP = 2.2 μ F, V _{chvUV} released		1	2	ms
R _{on}	On resistance S1~S4			8		Ω
HIGH SIDE	PRE-DRIVER					
V _{OH_H}	Output voltage high	I_{sink} = 10 mA, U(V/W)H – GFB	$V_{chv} - 2.7$	V _{chv} - 1.35		V
V _{OL_H}	Output voltage low	$I_{source} = 10 \text{ mA}, \text{ U}(V/W)H - \text{GFB}$		60	120	mV
R _{ONH_HP}	ON resistance pull up (Pch)	U(V/W)H = PDCPV - 1 V		135	270	Ω
R _{ONH_HN}	ON resistance pull up (Nch)	U(V/W)H = PDCPV - 2.5 V		8	16	Ω
R _{ONL_H}	ON resistance pull down			6	12	Ω
T _{on_h} ⁽¹⁾	Turn-on time	VB = 5.3 ~ 18 V, C _L = 11 nF, R _L = 0 Ω from 20% to 80%	100	300	500	ns
T _{off_h} ⁽¹⁾	Turn-off time	VB = 5.3 ~ 18 V, C _L = 11 nF, R _L = 0 Ω from 80% to 20%	100	300	500	ns
T _{h-ondly} ⁽¹⁾	Output delay time	$\label{eq:VB} \begin{array}{l} VB=5.3 \sim 18 \ V, \ C_L=11 \ nF, \ R_L=0 \\ \Omega \ to \ 20\%, \\ \text{see Figure 7} \end{array}$	100	200	400	ns
T _{h-offdly} ⁽¹⁾	Output delay time	$\label{eq:VB} \begin{array}{l} VB = 5.3 \sim 18 \ V, \ C_L = 11 \ nF, \ R_L = 0 \\ \Omega \ to \ 80\%, \\ \text{see Figure 7} \end{array}$	100	200	400	ns
	PRE-DRIVER					
V _{OH_L}	Output voltage high	I_{sink} = 10 mA, U(V/W)L – GFB	VB – 0.14	VB-0.07		V
V _{OL_L}	Output voltage low	I _{source} = 10 mA, U(V/W)L – GFB		70	140	mV
R _{ONH_L}	ON resistance pull up			7	14	Ω
R _{ONL_L}	ON resistance pull down			7	14	Ω
T _{on_I} ⁽¹⁾	Turn-on time	VB = 5.3 ~ 18 V, C _L = 22 nF, R _L = 0 Ω from 20% to 80%	100	300	800	ns
T _{off_I} ⁽¹⁾	Turn-off time	VB = 5.3 ~ 18 V, C _L = 22 nF, R _L = 0 Ω from 80% to 20%	100	300	800	ns

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{I-ondly} ⁽¹⁾	Output delay time	VB = 5.3 ~ 18 V, C _L = 22 nF, R _L = 0 Ω to 20%, see Figure 7	100	200	400	ns
T _{I-offdly} ⁽¹⁾	Output delay time	VB = 5.3 ~ 18 V, C _L = 22 nF, R _L = 0 Ω to 80%, see Figure 7	100	200	400	ns
V _{CLAMP}	VGS protection voltage		16	18	20	V
T _{diff1} ⁽¹⁾	Differential time 1	VB = 5.3 ~ 18 V (T _{h-on})–(T _{I-off}), see Figure 7	-300		300	ns
T _{diff2} ⁽¹⁾	Differential time 2	VB = 5.3 ~ 18 V (T _{I-on})–(T _{h-off}), see Figure 7	-300		300	ns
	OMPARATOR					
V _{iofs}	Input offset voltage		–15	-	15	mV
V _{inp}	Input voltage range (PHTM)	VB = 5.3 ~18 V	1.325	_	4.5	V
V _{inm}	Input voltage range (PHxM)		-1	-	VB	V
V _{ihys}	Input hysteresis voltage		100	200	400	mV
V _{OH}	Output high voltage	I _{sink} = 2.5 mA	0.9 × V _{CC}	_	_	V
V _{OL}	Output low voltage	I _{source} = 2.5 mA	_	_	0.1 × V _{CC}	V
T _{res_tr} ⁽¹⁾	Response time (rising)	C _L = 100 pF	_	0.2	0.5	μs
T _{res_tf} ⁽¹⁾	Response time (falling)	$C_{L} = 100 \text{ pF}$	-	0.4	1	μs
	URRENT SENSE ⁽²⁾	·				
V _{Ofs}	Input offset voltage		-5		5	mV
V _{O_0}	Output voltage (ALV)	VB = 5.3 ~ 18 V, I _{motor} = 0 A		1		V
V _{Line}	Linearity (ALV)	VB = 5.3 ~ 18 V, R _{shunt} = 1 mΩ, R11 = R12 = 1 kΩ, R21 = R22 = 30 kΩ	-2%	30	2%	mV/A
V _{Gain}	Gain		10		30	
T _{set_TR1}	Settling time (Rise) ALV ±1%	$VB = 5.3 \sim 18 V,$ $R_{shunt} = 1 m\Omega, C1 = 4.7 \text{ pF}, C_{L} = 100 \text{ pF},$ $R11 = R12 = 1 k\Omega, R21 = R22 = 30 \text{ k}\Omega,$ $I_{motor} = 0 \rightarrow 30 \text{ A}, (ALV : 1 \rightarrow 1.9 \text{ V})$	-	1	2.5	μs
T _{set_TR2}	Settling time (Rise) ALV ±1%	$VB = 5.3 \sim 18 \text{ V},$ $R_{shunt} = 1 \text{ m}\Omega, \text{ C1} = 4.7 \text{ pF}, \text{ C}_{L} = 100 \text{ pF},$ $R11 = R12 = 1 \text{ k}\Omega, \text{ R21} = R22 = 30 \text{ k}\Omega,$ $I_{motor} = 0 \rightarrow 100 \text{ A}, (\text{ALV} : 1 \rightarrow 4 \text{ V})$	_	1	2.5	μs
T _{set_TF1}	Settling time (Fall) ALV ±1%	$\label{eq:VB} \begin{array}{l} VB = 5.3 \sim 18 \text{ V}, \\ R_{shunt} = 1 \text{ m}\Omega, \text{ C1} = 4.7 \text{ pF}, \text{ C}_{L} = \\ 100 \text{ pF}, \\ \text{R11} = \text{R12} = 1 \text{ k}\Omega, \text{ R21} = \text{R22} = 30 \\ \text{k}\Omega, \\ I_{motor} = 30 \rightarrow 0 \text{ A}, \text{ (ALV : } 1.9 \rightarrow 1 \text{ V}) \end{array}$	_	1	2.5	μs
T _{set_TF2}	Settling time (Fall) ALV ±1%	$\label{eq:VB} \begin{array}{l} VB = 5.3 \sim 18 \ V, \\ R_{shunt} = 1 \ m\Omega, \ C1 = 4.7 \ pF, \ C_{L} = \\ 100 \ pF, \\ R11 = R12 = 1 \ k\Omega, \ R21 = R22 = 30 \\ k\Omega, \\ I_{motor} = 100 \rightarrow 0 \ A, \ (ALV: 4 \rightarrow 1 \ V) \end{array}$		1	2.5	μs

(2) Motor current is converted to voltage in test



DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

Electrical Characteristics (continued)

|--|

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVAD	Overcurrent threshold	150-A detection, $R_{shunt} = 1 m\Omega$, R11 = R12 = 1 kΩ, R21 = R22 = 30 kΩ, R3 = 8.2 kΩ, R4 = 10 kΩ	-10%	150	10%	A
TDEL_OV AD ⁽¹⁾	Propagation delay (Rise or fall)		_	_	1.5	μs
PHASE AM	PLIFIER	II			I	
V _{ofs_SH}	Output offset voltage, sample and hold mode	VB = 5.3–18 V, Gain = 1	-50	_	50	mV
V _{ofs_TH}	Output offset voltage, through mode	VB = 5.3–18 V, Gain = 1	-50	-	50	mV
√ _{in_cm}	Common mode input range	VB = 5.3–18 V, Gain = 1–4	1.5		VB – 1.5	V
V _{out_max}	Maximum output voltage	VB = 5.3–18 V, Gain = 1–4	4.5	-	-	V
V _{out_min}	Minimum output voltage	VB = 5.3–18 V, Gain = 1–4	_	_	0.5	V
V _{gain} ⁽³⁾	Gain		_	1 2 3 4	_	
V _{out_SH0}	Output voltage, sample and hold mode	VB = 5.3–18 V, Gain = 1–4, PHxT = VB / 2	_	2.5	-	V
V _{out_TH0}	Output voltage, through mode	VB = 5.3–18 V, Gain = 1–4 PHxT = VB / 2	_	2.5	-	V
V _{out_SH1}	Output voltage, sample and hold mode	VB = 12 V, Gain = 1, PHxT = 1.5 V	_	1.375	_	V
Vout_TH1	Output voltage, through mode	VB = 12 V, Gain = 1, PHxT = 1.5 V	-	1.375	_	V
V _{out_SH2}	Output voltage, sample and hold mode	VB = 12 V, Gain = 1, PHxT = 10.5 V	_	3.625	-	V
Vout_TH2	Output voltage, through mode	VB = 12 V, Gain = 1, PHxT = 10.5 V	_	3.625	_	V
STL_SHT R	Settling time (rise), sample and hold mode PTVx ±1%	VB = 12 V, Gain = 1, PSC = 470 pF, PTVx = 100 pF, PHxT = 1.5 V ≥ 10.5 V, (PTVx = 1.375 V → 3.625 V), see Figure 12		1.5	3	μs
STL_THT R	Settling time (rise), through mode PTVx ±1%	VB = 12 V, Gain = 1, PTVx = 100 pF, PHxT = 1.5 V ≥ 10.5 V, (PTVx = 1.375 V → 3.625 V), see Figure 13		1.5	3	μs
STL_SHT =	Settling time (fall), sample and hold mode PTVx ±1%	VB = 12 V, Gain = 1, PSC = 470 pF, PTVx = 100 pF, PHxT = 10.5 V ≥ 1.5 V, (PTVx = 3.625 V → 1.375 V), see Figure 12		1.5	3	μs
STL_THTF	Settling time (fall), through mode PTVx ±1%	VB = 12 V, Gain = 1, PTVx = 100 pF, PHxT = 10.5 V ≥ 1.5V, (PTVx = 3.625 V → 1.375 V), see Figure 13		1.5	3	μs
SH Error Voltage	Falling voltage	VB = 5.3–18 V, PSC = 470 pF, TH = 1 mS, see Figure 11		5	75	mV
v _{cc}	Γ	ı			T	
V _{CC}	Output voltage	$VB = 5.3-18 V$, $I_{load} = 5-150 mA$	4.9	5	5.1	V
BVCC	Base current		1.5			mA
hfePNP	DC current gain of external VCC		100			

(3) V_{gain} is an SPI setting

Copyright © 2012–2016, Texas Instruments Incorporated



www.ti.com

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VLRVCC	Load regulation	VB = 5.3–18 V, I _{load} = 5–150 mA	-50	-	50	mV
CVCC	Load capacitance		22		100	μF
RVCC	ESR of external capacitance				300	mΩ
VCCUV	Undervoltage detection threshold	R1 = 7.5 kΩ, R2 = 10 kΩ, VCCUV > 4 V	3.97	4.07	4.17	V
VCCUVHY S	Undervoltage detection threshold hysteresis			100		mV
VCCOV	Overvoltage detection threshold		6	6.5	7	V
ICLVCC	Current limit	$R_{sns} = 0.51 \ \Omega$	300	400	550	mA
TVCC1	Rise time	V_{CC} > UVVCC, CVCC = 22 µF		0.3	0.5	ms
TVCC2	Rise time	V_{CC} > UVVCC, CVCC = 100 µF		1	1.5	ms
V _{DD}						
V _{DD}	Output voltage	VB = 5.3–18 V, I _{load} = 0–2 mA	3	3.3	3.6	V
CVDD	Load capacitance			1		μF
VDDUV	Undervoltage detection threshold		2.2	2.3	2.4	V
VDDOV	Overvoltage detection threshold		4.1	4.3	4.5	V
T _{vdd} ⁽¹⁾	Rise time	V_{DD} > VDDUV, CVDD = 1 μ F		75	150	μs
VB MONITO	DR					
V _{stop}	Pre-driver stop VB voltage		26.5	27.5	28.5	V
	SHUT DOWN					
TSD ⁽¹⁾	Thermal shut down threshold		155	175	195	°C
OSCILLAT	OR					
OSC	OSC frequency		9	10	11	MHz
INPUT BUF	FER 1					
VIH	Input threshold logic high		$0.7 \times V_{CC}$			V
VIL	Input threshold logic low				$0.3 \times V_{CC}$	V
R _u	Input pullup resistance		50	100	150	kΩ
R _u (CAN_TX)	Input pullup resistance		12.5	25	37.5	kΩ
R _d	Input pulldown resistance		50	100	150	kΩ
OUTPUT B	UFFER 1 AND 2					
V _{OH}	Output level logic high	I _{sink} = 2.5 mA	$0.9 \times V_{CC}$			V
V _{OL}	Output level logic low	I _{source} = 2.5 mA			$0.1 \times V_{CC}$	V
OUTPUT B	UFFER 3				<u>_</u>	
R_RES	Pullup resistor		1.5	3	4.5	kΩ
V _{OL}	Output level logic low	I _{source} = 2 mA			0.1 × V _{CC}	V

6.5 Supply Voltage and Current

VB = 12 V, $T_A = -40^{\circ}C$ to 125°C (unless otherwise specified)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
SUPF	PLY INPUT					
VB	VB Supply voltage		5.3	12	18	V
I_{VB}	VB Operating current	VB = 5.3 ~18 V, CAN_TX = High, No PWM		20	35	mA




Figure 1. Watchdog Timing Chart





Not Recommended for New Designs

EXAS

INSTRUMENTS

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016





Tpw

D14

D13

 T_{pw}

 $\mathsf{T}_{\mathsf{lead}}$

T,

CS

SCK

DIN

Hi-Z

Twait

T_{lag}

D2

D1


LSB

TEXAS INSTRUMENTS


DRV3202-Q1

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com







Test circuit for measurement of AC characteristics and slew rate.


NOTE: If CAN_L is shorted to GND, try to keep transmission (no overcurrent event).

Figure 4. CAN Testing Condition

Not Recommended for New Designs



www.ti.com



The CANOC in CANFLAG is set high if overcurrent condition exists.


Figure 6. Overcurrent Event


Texas INSTRUMENTS

DRV3202-Q1

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com





Disable

PreDRV


Enable

Enable

Not Recommended for New Designs



www.ti.com



*ALFB up to VB







Figure 11. Holding Timing Chart

Not Recommended for New Designs



www.ti.com









Figure 13. Settling Time Timing Chart (Through Mode)



www.ti.com

7 Detailed Description

7.1 Functional Block Diagram



7.2 Feature Description

7.2.1 Watchdog

The watchdog monitors the PRN signal and V_{CC} supply level and generates a reset to the MCU through the RES pin if the status of the PRN is not normal or the V_{CC} is lower than the specified threshold level. The watchdog can be disabled if WDEN is set high.

DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

INSTRUMENTS

Texas

Feature Description (continued)




Figure 14. Watchdog Block Diagram

7.2.2 Serial Port I/F

The SPI is used to receive an input byte from CPU and to transmit an output byte to CPU. Four signals are utilized according to the timing chart of Figure 15.




Figure 15. Block Diagram of SPI

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

• CS – Chip Select

- This input signal is utilized to select this IC by CPU.
- This input signal is normally high and the communication is possible only when it is forced low.
- When this input signal falls, the communication between this IC and the CPU starts.
- Transmitted data is latched and the DOUT pin comes out of high impedance.
- When this input signal rises, the communication stops.
- The DOUT pin goes into high impedance. Then, the internal input register updates with the received bits (only if the clock pulse numbers are right and the key bit of the DIN signals is correct).
- The next falling edge starts another communication.
- There is a minimum waiting time between two communications (T_{wait}).
- The pin has an internal pullup.

SCK – Synchronization Serial Clock

- This input signal is utilized to synchronize the communication by CPU.
- It is normally high and the correct clock pulse number is 16.
- At each falling edge, the CPU writes a new bit on the DIN input and this IC writes a new bit on the DOUT pin. At each rising edge, this IC reads the new bit on the DIN pin and the CPU reads the new bit on the DOUT pin.
- The maximum clock frequency is 4 MHz.
- The pin has an internal pullup.

• DIN – Serial Input Data

- This input signal is used to receive 16-bit data.
- The bits are received in order from the MSB (first) to the LSB (last).
- The pin has an internal pullup.

• DOUT – Serial Output Data

- This output signal is used to transmit 16-bit data.
- It is a 3-state output and it is in high impedance mode when \overline{CS} is high.
- The serial data bits are transmitted in order from the MSB (first) to the LSB (last).

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com


INSTRUMENTS

EXAS

Feature Description (continued)

7.2.3 CAN

The CAN data from CAN control logic is transmitted to other systems through the CAN bus. The receiver compares the CAN_H–CAN_L voltage levels against an internally generated reference and the result is output through CAN_TX. It has overcurrent protection, shown in Figure 6.






7.2.4 Charge Pump

The charge pump block generates the supply for high-side and low-side pre-drivers to maintain the gate voltage on the external FETs. External storage cap (CCP) and bucket caps (C1, C2) are used to support pre-driver slope and switching frequency requirements. R1 and R2 can reduce switching current if required. The charge pump has a voltage supervisor for over and undervoltage, and a selectable stop condition for pre-drivers.



Feature Description (continued)

www.ti.com






Figure 17. Charge Pump Block Diagram

7.2.5 Pre-Driver

The pre-driver block provides three high-side pre-drivers and three low-side pre-drivers to drive external Nchannel MOSFETs. The turn on side of the high-side pre-drivers supply the large N-channel transistor current to quickly charge and PMOS support output voltage up to PDCPV. The turn off side supplies the large N-channel transistor current to quickly discharge, while the low-side pre-drivers supply the large N-channel transistor current for charge and discharge. The output voltage of the low-side pre-driver is controlled by VB and it has VGS protection to make less than 18 V. The pre-driver has a stop condition in some fault conditions (\$16 Error Detection).


SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

NSTRUMENTS

EXAS


Feature Description (continued)





7.2.6 Phase Comparator

A 3-channel comparator module monitors the external FET by detecting voltage across the drain-source for highside and low-side FETs. PHTM is the threshold level of comparators usable for sensorless communication. Figure 19 shows an example of the threshold level. There is no detection when CTLEN = Low.





www.ti.com

Feature Description (continued)

7.2.7 Motor Current Sense

The operational amplifier is operating with an external resistor network for higher flexibility to adjust the current measurement to application requirements. The first stage amplifier is operating with the external resistor and the output voltage up to VB at ALFB. The gain of the amplifier is adjustable by external resistors from x10 to x30. The second stage amplifier is a buffer to MCU at ALV. Current sense has a comparator for motor overcurrent (OVAD). ADTH is the overcurrent threshold level and sets the value by the external resistor as well. Figure 9 shows the curve of the detection level. ALFB is divided by 2, compare this value with ADTH. In the recommended application, zero-point adjustment is required as a large error offset in the initial condition.




Figure 20. Motor Current Sense Block Diagram

7.2.8 Phase Amplifier (Sample and Hold Mode and Through Mode)

The 3-channel amplifier module monitors the drain-source for high-side and low-side FETs. Two modes (selected by the SPI) are provided: sample and hold mode, and through mode. Sample and hold is controlled by PSSx at the external pins and PSCx connects the charging capacitor. Through mode is real-time detection and the amplifier has x1–x4 gain control.

SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

www.ti.com

INSTRUMENTS

Texas

Feature Description (continued)




Figure 21. Sample and Hold Mode Block Diagram




Figure 22. Through Mode Block Diagram



www.ti.com

Feature Description (continued)




Figure 23. Short Mode (Optional) Block Diagram

7.2.9 Regulators


The regulator block offers a 5-V LDO and a 3.3-V LDO. The V_{CC} LDO regulates VB down to 5 V with an external PNP controlled by the regulator block. The 5-V LDO is supplied to the MCU and other components. The 5-V LDO is protected against a short to GND fault, and the external resistors R1 and R2 set the undervoltage. The V_{DD} regulator regulates VB down to 3.3-V with an internal FET and a controller.

The regulators detect the overvoltage and undervoltage events of both supplies.


DRV3202-Q1 SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016 **FEXAS** NSTRUMENTS


www.ti.com

Feature Description (continued)



* R_{sns} = 0.2 V / ICLVCC * VCCUV = 2.325 x {(R1+R2) / R2}







7.2.10 VB Monitor

The block monitors VB overvoltage.



Feature Description (continued)




Figure 26. VB Monitor Block Diagram

7.2.11 Thermal Shutdown

The device has temperature sensors that produce a pre-driver stop condition if the chip temperature exceeds 175°.





Figure 27. Thermal Shutdown Block Diagram

7.2.12 Oscillator

Oscillator block generates two 10-MHZ clock signals. OSC1 is the main clock used for internal logic synchronization and timing control. OSC2 is the secondary clock which is used to monitor the status of OSC1.





SLVSBJ4B-OCTOBER 2012-REVISED JULY 2016

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

7.2.13 I/O




Figure 29. Input Buffer 1 Block Diagram




Figure 30. Output Buffer 1 Block Diagram




Figure 31. Output Buffer 2 Block Diagram




Figure 32. Output Buffer 3 Block Diagram

7.2.14 Error Detection

Table	1. Error	Detection
-------	----------	-----------

ITEMS	SPI	PRE-DRIVER	FAULT SIGNAL	RES
VB – Overvoltage	-	STOP	L	Н
CP – Overvoltage	-	STOP	L	Н
CP – Undervoltage	Error Bit (CPLV)	-	L	Н
V _{CC} – Overvoltage	Error Bit (VCO)	-	L	Н
V _{CC} – Undervoltage	-	STOP	L	L

30 Submit Documentation Feedback



		Detection (cont	nucuj	
ITEMS	SPI	PRE-DRIVER	FAULT SIGNAL	RES
V _{CC} – Overcurrent	Error Bit (V _{CC})	-	Н	Н
Motor – Overcurrent	Error Bit (OVAD)	STOP	Н	Н
V _{DD} – Overvoltage	Error Bit (VDO)	-	L	Н
V _{DD} – Undervoltage	-	STOP	L	L
Thermal Shut Down	Error Bit (TD)	STOP	Н	Н
Watchdog	-	_	L	L
EEPROM Data Check	Error Bit (EEP)	_	L	Н
Clock Monitor	-	-	L	L
CAN Overcurrent	Error Bit (CCD)	-	L	Н
SPI	Error Bit (SPI)	-	L	Н

Table 1. Error Detection (continued)

7.3 Device Functional Modes

Table 2. Motor Overcurrent Truth Table

RES	OVCR	MOTOR OVERCURRENT	OVAD	PRE-DRIVER ENABLE OR DISABLE
0	-	_	0 (Clear)	Disable ⁽¹⁾
1	0	_	0 (Clear) ⁽²⁾⁽³⁾	Enable
	1	0	Кеер	Enable
		1	1 (Set)	Disable

(1) The CTLEN goes to Hi-Z because the external CPU will not drive it when RES = 0, then all the pre-drivers are turned off because CTLEN is internally pulled down.

(2) The OVAD is not set, even if a motor overcurrent error is generated during $\overline{OVCR} = 0$.

(3) The OVAD is cleared if $\overline{OVCR} = 0$ even when the motor overcurrent error is generated.

7.4 Register Maps






Table 3. SPI Bit Map (DIN)

ITEM	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
COMMAND1	0	0	0	0	0	1	-	-	SHM	SRT	-	-	-	-	-	-
COMMAND2	0	0	0	0	1	0	-	-	AG1	AG0	-	-	-	-	-	-
COMMAND3	0	0	0	0	1	1	-	-	-	-	-	-	-	-	-	-

Copyright © 2012–2016, Texas Instruments Incorporated

Not Recommended for New Designs

DRV3202-Q1 SLVSBJ4B – OCTOBER 2012–REVISED JULY 2016 TEXAS INSTRUMENTS

www.ti.com

Register Maps (continued)

Table 3. SPI Bit Map (DIN) (continued)

											-					
ITEM	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
DIAG_READ1	0	0	1	0	0	0	-	-	-	-	-	-	-	-	-	-
DIAG_READ2	0	1	0	0	0	0	-	-	-	-	-	-	-	-	-	-
DIAG_READ3	0	1	1	0	0	0	-	-	-	-	-	-	-	-	-	-

In Table 3, the B15–B10 are the control bits, so the each command depends on them (listed below).

1. B15-B10 = 0 0 0 0 0 1

These are the commands:

- 1) Phase AMP Sampling Hold Mode (B7 bit)
 - 0: OFF (through) (INITIAL VALUE)
 - 1: ON (use sample hold mode)
- 2) Phase AMP Short Mode [Short_Mode] (B6 bit)
 - 0: OFF (no calibration) (INITIAL VALUE)
 - 1: ON (use calibration mode)

2. B15-B10 = 0 0 0 0 1 0

These are the commands:

- 1) Phase AMP Gain (B7 bit and B6 bit)
 - B7:0 B6:0; Gain x1 (INITIAL VALUE)
 - B7:0 B6:1; Gain x2 B7:1 B6:0; Gain x3
 - B7:1 B6:1; Gain x4

3. **B15-B10 = 0 0 0 0 1 1**

Not used

4. **B15-B10 = 0 0 1 0 0 0**

This command is to read the diagnosis of the current regulator, SPI communication, overvoltage detection, and input diagnosis.

5. **B15-B10 = 0 1 0 0 0 0**

This command is to read the diagnosis of SPI communication.

- 6. **B15-B10 = 0 1 1 0 0 0**
 - Not used

7. B15-B10 = Other command

This command sets the SPI-NG (DOUT, B7) bit.

Table 4	4. SPI	Bit Map	(DOUT)
---------	--------	---------	--------

ITEM	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
ON/OFF COMMAND ECHO BACK	0	0	0	0	0	1	0	0	-	-	-	-	-	-	-	-
LONG BAOK	0	0	0	0	0	1	1	0	-	-	-	-	-	-	-	-
DIAG_READ1	0	0	0	1	0	0	0	0	VCC	OCD	CCD	VCO	VDO	CPLV	TD	EEP
DIAG_READ2	0	0	1	0	0	0	0	0	SPI	-	-	-	-	-	-	-
DIAG_READ3	0	0	1	1	0	0	0	0	-	-	-	_	_	-	-	-

1. B14-B9 = 0 0 1 0 0 0

This flag is cleared after the register is read by the CPU.

- 1) V_{CC} Čurrent Detection (B7)
- 0: NORMAL
- 1: Fail (Short to GND or open)
- 2) Overcurrent Detection (B6)
 - 0: NORMAL
 - 1: Fail (Overcurrent)
- 3) CAN Current Detection (B5) 0: NORMAL



www.ti.com

1: Fail (Overcurrent)
4) V _{CC} Overvoltage Detection (B4)
0: NORMAL
1: Fail (V _{CC} overvoltage)
5) V _{DD} Overvoltage Detection (B3)
0: NORMAL
1: Fail (V _{DD} overvoltage)
6) CPV Low Voltage Detection (B2)
0: NORMAL
1: Fail (CPV low voltage)
7) Thermal Detection (B1)
0: NORMAL
1: Fail (Overtemperature)
8) EEPROM* Data Consistency Check (B0)
0: NORMAL
1: Fail (EEPROM DATA CRC error)
*ASIC calibration EEPROM


NOTE

Just after power-on of the IC, some of the bits listed above may be set depending on the apply sequence of VB. It is recommended to issue a DIAG_READ1 to clear these bits prior to all S/W sequences.

2. **B14-B9 = 0 1 0 0 0 0**

This flag is cleared after the register is read by the CPU.

- 1) SPI-ŇG (B7)
 - 0: NORMAL
 - 1: Fail (SPI read and write command is wrong)



Texas

7.4.1 Internal Diagnosis Register (Status Register and Shadow Register)

If the diagnosis happens during the SPI communication, the function follows this protocol:

The diagnosis information is stored in the shadow register when the diagnosis happens. After the output of the previous information a new diagnosis is sent from the shadow to the status register, and both registers are output through the DOUT pin.

In this case, a FAULT signal continues to be output until a new diagnosis is read by the CPU.

All diagnosis bits read by the DIAG_READ1 command happen before the \overline{CS} falling edge. So, all the diagnosis events that happen right after the \overline{CS} falling edge are not read by the current DIAG_READ1 command, instead they are read by the next DIAG_READ1 command.



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV3202QPFPQ1	NRND	HTQFP	PFP	80	96	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV3202	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFP (S-PQFP-G80)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



THERMAL PAD MECHANICAL DATA

PFP (S-PQFP-G80)


PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- Ε. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated