# PAL20X10A Series AmPAL20L10B/-20/AL

# XOR Registered 24-pin TTL Programmable Array Logic

Advanced Micro **Devices** 

#### DISTINCTIVE CHARACTERISTICS

- XOR gates on registered outputs
- Efficient Implementation of counters
- Popular 24-pin architectures: 20L10, 20X10, 20X8, 20X4
- Programmable replacement for high-speed TTL logic
- Power-up reset for initialization

- Register preload for testability
- Easy design with PALASM® software
- Programmable on standard PAL® device programmers
- 24-pin SKINNYDIP® and 28-pin PLCC packages save space

#### GENERAL DESCRIPTION

The PAL20X10A Series offers Exclusive-OR gates preceding each flip-flop. The XOR gate combines two sum terms, each composed of two product terms. This extra level of logic is very efficient for counter applications.

The combinatorial member of the family, the PAL20L10, offers three product terms per output with no XOR gate. A fourth product term provides the enable term. While the registered devices are offered in only one performance option, the 20L10 is offered in four performance grades. Note that three of these options follow the "old" AMD part numbering system while the fourth follows the "old" MMI part numbering system, as do the registered

The family utilizes Advanced Micro Devices' advanced bipolar process and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs. In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.


The entire PAL device family is supported by the PALASM software package. The PAL family is programmed on conventional PAL device programmers with appropriate personality and socket adapter modules. See the Programmer Reference Guide for approved programmers. Once the PAL device is programmed and verified an additional fuse may be opened to prevent pattern readout. This feature secures proprietary circuits.

## PRODUCT SELECTOR GUIDE

DEVICE	DEDICATED INPUTS	OUTPUTS	PRODUCT TERMS/ OUTPUT	FEEDBACK	ENABLE	tpp (ns)	Icc (mA)
AmPAL20L10B AmPAL20L10-20 AmPAL20L10AL PAL20L10A	12	8 comb. 2 comb.	3 3	VO -	prog. prog.	15 20 25 30	210 165 105 165
PAL20X10A	10	10 reg.	4, XOR	reg.	pin	30 (ts)	180
PAL20X8A	10	8 reg. 2 comb.	4, XOR 3	reg. I/O	pin prog.	30	180
PAL20X4A	10	4 reg. 6 comb.	4, XOR 3	reg. I/O	pin prog.	30	180


PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices. This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices

Publication # 10303 Issue Date: January 1990







10303-001A



10303-002A



10303-003A




10303-004A

# **CONNECTION DIAGRAMS**

**Top View** 

#### SKINNYDIP/FLATPACK



1	0303	-005	Δ


Note	20L10	20X10	20X8	20X4
1	lo	CLK	CLK	CLK
2	111	ŌĒ	ŌĒ	ŌĒ
3	O <sub>1</sub>	O <sub>1</sub>	I/O <sub>1</sub>	I/O <sub>1</sub>
4	I/O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	1/02
5	I/O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	I/O <sub>3</sub>
6	1/04	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
7	I/O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>
8	1/06	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>
9	1/07	O <sub>7</sub>	07	O <sub>7</sub>
10	I/O <sub>8</sub>	O <sub>8</sub>	O <sub>8</sub>	I/O <sub>8</sub>
11	I/O <sub>9</sub>	O <sub>9</sub>	O <sub>9</sub>	I/O <sub>9</sub>
12	010	O10	1/010	1/010

# **PIN DESIGNATIONS**


CLK	Clock
GND	Ground
1	Input
I/O	Input/Output
NC	No Connect
0	Output
ŌĒ	Output Enable
Vcc	Supply Voltage

# T-46-19-13


#### PLCC (except AmPAL20L10)



PLCC AmPAL20L10 only



10303-007A



Note:

Pin 1 is marked for orientation.


# ORDERING INFORMATION Commercial Products (MMI Marking Only)

T-46-19-13

AMD commercial programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

a. Family Type
b. Number of Array Inputs
c. Output Type
d. Number of Outputs

- Speed
- e. f. Operating Conditions Package Type Optional Processing



Valid Co	mbinations
PAL20L10A	
PAL20X10A	CNC CNI
PAL20X8A	CNS, CNL,
PAL20X4A	

# **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

Note: Marked with MMI logo.

# **ORDERING INFORMATION** Commercial Products (AMD Marking Only)


T-46-19-13

AMD commercial programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

a. Family Type

b. Number of Array Inputs

- Output Type Number of Outputs c. d.
- Speed e. f. Power
- Package Type Operating Conditions Optional Processing g. h.



Valid Combinations						
AmPAL20L10	B, -20, AL	PC, JC, DC				

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device.
Consult the local AMD sales office to confirm
availability of specific valid combinations, and to
check on newly released combinations.


Note: Marked with AMD logo.

### ORDERING INFORMATION **APL Products**

T-46-19-13

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of: a. Family Type

- b. Number of Array Inputs
- **Output Type** C.
- d. Number of Outputs
- Speed
- **Operating Conditions** f.
- g. Package Type h. Device Class



Valid Cor	mbinations
PAL20L10A	
PAL20X10A	MJS/883B,
PAL20X8A	MW/883B, ML/883B
PAL20X4A	

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with MMI logo.

#### **Group A Tests**

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.

# **FUNCTIONAL DESCRIPTION**

Four different devices are available in the 20X10 Series, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Information on approved programmers can be found in the Programmer Reference Guide. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

#### Variable Input/Output Pin Ratio

The registered devices have ten dedicated input lines, and each combinatorial output is an I/O pin. The 20L10 has twelve dedicated input lines, and only eight of the ten combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

#### Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

#### Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flipflops that are loaded on the LOW-to-HIGH transition of the clock input.

#### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL20X10A Series will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

#### **Register Preload**

The register on the PAL20X10A Series can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### T-46-19-13

#### Security Fuse

After programming and verification, a PAL20X10 Series design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is intact. For the AmPAL20L10, the array will read as if every fuse is programmed.

#### **Pinouts**

All members of the PAL20X10 Family have the same SKINNYDIP pinouts independent of technology, performance, and operating conditions. Because the 24-pin SKINNYDIP requires four no-connects when mapped into the 28-pin PLCC/LCC packages, the PLCC/LCC pinouts can vary.

Two different PLCC pinouts are offered. The AmPAL20L10 and all future devices will follow the JEDEC electronics committee's standard pinout ("JEDEC pinout") with no-connects on pins 1, 8, 15, and 22. The older PAL20X10A Series devices retain their original pinouts, with no-connects on pins 5, 8, 11, and



A different LCC pinout is offered for military products. The older PAL20X10A Series devices retain their original pinouts, with no-connects on pins 4, 11, 18, and

Series	Com'l PLCC No-connects	MII LCC No-connects
AmPAL20L10 B/-20/AL	1, 8, 15, 22 (JEDEC)	N/A
PAL20X10A Series (inc. PAL20L10A)	5, 8, 11, 19	4, 11, 18, 25

#### Quality and Testability

The PAL20X10 Series offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

#### Technology


The PAL20X10A Series is fabricated with AMD's advanced junction-isolated bipolar process. The array connections are formed with proven TiW fuses for reliable operation.

The AmPAL20L10 is fabricated with the IMOX™ oxideisolated bipolar process using proven PtSi fuses.

**LOGIC DIAGRAM** 

T-46-19-13


SKINNYDIP (PLCC, PAL20L10A only) Pinouts
See Connection Diagrams for LCC and AmPAL20L10 PLCC Pinouts



10303-009A

**LOGIC DIAGRAM** SKINNYDIP (PLCC) Pinouts See Connection Diagrams for LCC Pinout


T-46-19-13



10303-010A

**LOGIC DIAGRAM** SKINNYDIP (PLCC) Pinouts See Connection Diagrams for LCC Pinout


T-46-19-13



10303-011A

LOGIC DIAGRAM
SKINNYDIP (PLCC) Pinouts
See Connection Diagrams for LCC Pinout

T-46-19-13



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

**OPERATING RANGES** Commercial (C) Devices

T-46-19-13

Ambient Temperature with

Power Applied

Supply Voltage with

Respect to Ground

-55°C to +125°C

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc)

-0.5 V to +7.0 V  $-1.5 \text{ V to V}_{CC} + 0.5 \text{ V}$  with Respect to Ground

+4.75 V to +5.25 V

DC Input Voltage DC Output or I/O Pin Voltage -0.5 V to V<sub>CC</sub> + 0.5 V

Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	·	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{CC} = \text{Min.}$	2.4		٧	
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>CC</sub> = Min.	r V <sub>IL</sub>		0.5	٧
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical F Voltage for all Inputs (Note		2.0		٧
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical L Voltage for all Inputs (Note	Guaranteed Input Logical LOW			٧
Vı	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = Min$ .			-1.5	٧
liH	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max. (N		25	μА	
l <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max. (N		250	μΑ	
lı .	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max.		100	μΑ	
Югн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				μA
lozi.	Off-State Output Leakage Current LOW	Vout = 0.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)	Vout = 0.4 V, Vcc = Max.			μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 3)		-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lour = 0 mA), V <sub>CC</sub> = Max.	20X10A, 20X8A, 20X4A		180	mA
			20L10A		165	ļ

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozt (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter Symbol	Parameter Des	scription T-	-46-19-13		Min.	Max.	Unit
tpo	Input or Feedba Combinatorial (			20L10A, 20X8A, 20X4A		30	ns
ts	Setup Time from	n Input or Feedback to Clock			30		ns
tн	Hold Time				0		ns
tco	Clock to Output	t or Feedback		1		15	ns
tw∟	Q1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LOW		20X10A, 20X8A,	25		ns
twn	Clock Width	HIGH		20X4	15		ns
,	Maximum	External Feedback	1/(ts + tco)		22.2		MHz
†MAX	Frequency (Note 2)	No Feedback	1/(tw+ + twL)	•	25		MHz
tpzx	OE to Output E	nable				20	ns
texz	OE to Output D	sable				20	ns
tea	Input to Output Enable Using Product Term Control		20L10A, 20X8A,		30	ns	
ter	Input to Output	Disable Using Product	Term Control	20X4A		30	ns





# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

Military (M) Devices (Note 1) Ambient Temperature (TA)

T-46-19-13

Ambient Temperature

Operating in Free Air

**OPERATING RANGES** 

with Power Applied

-55°C to +125°C

Operating Case (Tc)

Supply Voltage with Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage -1.5 V to 5.5 V DC Output or I/O Pin Voltage -0.5 V to 5.5 V Temperature 125°C Max.

Supply Voltage (Vcc) with Respect to Ground

+4.50 V to +5.50 V

-55°C Min.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

1. Military products are tested at Tc = +25°C, +125°C. and -55°C per MIL-STD-883.

#### DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$l_{OH} = -2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		٧
Vol	Output LOW Voltage	$I_{OL} = 12 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	>
Vį	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min.		-1.5	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max. (Note 4)		25	μA
l <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max. (Note 4)		-250	μA
11	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max.		1	mA
Іогн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		100	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max. (Note 5)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA), V <sub>CC</sub> = Max. 20X10.	.	180	mA
		20L10/	4	165	

- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 5. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 1)

Parameter Symbol	Parameter Des	T- scription	3	Min.	Max.	Unit	
tpD	Input or Feedba Combinatorial (			20L10A, 20X8A, 20X4A		35	ns
ts	Setup Time from	m Input or Feedback to	Clock		40		ns
tн	Hold Time				0		ns
tco	Clock to Output	or Feedback		·		25	ns
twL	0	LOW		20X10A, 20X8A,	35		ns
twн	Clock Width	HIGH		20X4A	20		ns
<b>4</b>	Maximum	External Feedback	1/(ts + tco)		15.4		MHz
f <sub>MAX</sub>	Frequency (Note 2)	No Feedback	1/(tw+ + twL)	1	18.2		MHz
tpzx	OE to Output E	nable (Note 3)				25	ns
t <sub>PXZ</sub>	OE to Output D	isable (Note 3)				25	ns
tea .	Input to Output Term Control (1	Enable Using Product Note 3)		201104 20704		35	ns
ten	Input to Output Term Control (N	Disable Using Product Note 3)		20L10A, 20X8A, 20X4A		35	ns



- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

Ambient Temperature with

Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage DC Output or I/O Pin Voltage

-0.5 V to +5.5 V -0.5 V to Vcc Max.

DC Input Current

-30 mA to +5 mA

#### **OPERATING RANGES**

Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

T-46-19-13

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Í	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or}$ $V_{CC} = \text{Min}$ .	r V <sub>IL</sub>	2.4		٧
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ O}$ $V_{CC} = \text{Min.}$	r V <sub>IL</sub>		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical I Voltage for all Inputs (Note		2.0	5.5	٧
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min.			-1.2	٧
l <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max. (Note 2)			25	μΑ
1 <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max. (Note 2)			-100	μA
l <sub>i</sub>	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max.			1	mA
Югн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.7 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			100	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max. (Note 3)		-30	-90	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) V <sub>CC</sub> = Max.	20L10B 20L10-20 20L10AL		210 165 105	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE** (Note 1)

T-46-19-13

Parameter Symbol	Parameter Descri	ption	Test Conditions	····	Тур.	Unit
CiN	Input Capacitance		V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V	11	
		Others		_ T <sub>A</sub> = +25°C	6	ρF
Соит	Output Capacitano	е	$V_{OUT} = 2.0 V$	f = 1 MHz	9	F.

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter		20L	20L10B		20L10-20		20L10AL	
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tPD	Input or Feedback to Combinatorial Output		15	·	20		25	ns
tea	Input to Output Enable Using Product Term Control		18		20		25	ns
ter	Input to Output Disable Using Product Term Control		15		20		25	ns




#### Notes:

2. See Switching Test Circuit for test conditions.


28E D


# **SWITCHING WAVEFORMS**




Input or Feedback Clock Registered Output 12015-012A

**Registered Output** 





Input to Output Disable/Enable



OE to Output Disable/Enable

- 1. V<sub>T</sub> = 1.5 V
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2–5 ns typical.

# **KEY TO SWITCHING WAVEFORMS**


T-46-19-13

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care; Any Change Permitted	Changing, State Unknown
$\longrightarrow \longleftarrow$	Does Not Apply	Center Line is High- Impedance "Off" State



KS000010-PAL


# SWITCHING TEST CIRCUIT




			Comn	nercial	Mili	tary	Measured
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>2</sub>	Output Value
tpp, tco	Closed						1.5 V
tpzx, tea	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	50 pF	200 Ω 390 Ω	390 Ω	390 Ω	750 Ω	1.5 V
t <sub>PXZ</sub> , t <sub>ER</sub>	H → Z: Open L → Z: Closed	5 pF					$H \rightarrow Z$ : $V_{OH} = 0.5 \text{ V}$ $L \rightarrow Z$ : $V_{OL} + 0.5 \text{ V}$

# INPUT/OUTPUT EQUIVALENT SCHEMATICS

T-46-19-13





#### **OUTPUT REGISTER PRELOAD**

The preload function allows the register to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows.

- 1. Raise Vcc to Vcch.
- 2. Set  $\overline{\text{OE}}$  to  $V_{\text{IHP}}$  to disable output registers.
- 3. Raise pin 10 to V<sub>HH</sub> to enter preload mode.
- 4. Apply either ViHP or VILP to all registered outputs. Use VIHP to preload a HIGH in the flip-flop; use VILP to

preload a LOW in the flip-flop. Leave combinatorial outputs floating.


5. Lower pin 10 to VILP.

T-46-19-13

- 6. Remove VILP/VIHP from all registered output pins.
- 7. Lower OE to ViLP to enable the output registers.
- 8. Verify Vol/VoH at all registered output pins. Note that because of the output inverter, a register that has been preloaded HIGH will provide a LOW at the output.

Parameter Symbol	Parameter Description	Min.	Rec.	Max.	Unit
Vнн	Super-level input voltage	19	20	21	٧
VILP	Low-level input voltage	0	0	0.5	٧
V <sub>IHP</sub>	High-level input voltage	. 2.4	5.0	5.5	٧
Vccн	Power supply during preload		4.5		٧
to	Delay time	100	200	1000	ns





10303-015A

**Output Register Preload Waveform** 

#### **POWER-UP RESET**


The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc

# T-46-19-13

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- 1. The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit
tpR	Power-up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Switchi	ng
tw∟	Clock Width LOW	Characterisi	ics



Power-Up Reset Waveform