CY7C182

## 8Kx9 Static RAM

## Features

- High speed
$-t_{A A}=25 \mathrm{~ns}$
- x9 organization is ideal for cache memory applications
- CMOS for optimum speed/power
- Low active power
- 770 mW
- Low standby power
- 195 mW
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Easy memory expansion with $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{OE}}$ options


## Functional Description

The CY7C182 is a high-speed CMOS static RAM organized as 8,192 by 9 bits and it is manufactured using Cypress's highperformance CMOS technology. Access times as fast as 25 ns are available with maximum power consumption of only 770 mW .

The CY7C182, which is oriented toward cache memory applications, features fully static operation requiring no external clocks or timing strobes. The automatic power-down feature reduces the power consumption by more than 70\% when the circuit is deselected. Easy memory expansion is provided by an active-LOW Chip Enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH Chip Enable ( $\mathrm{CE}_{2}$ ), an active-LOW Output Enable ( $\overline{\mathrm{OE})}$, and threestate drivers.
An active-LOW Write Enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the nine data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{8}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $A_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\left(\mathrm{CE}_{1}\right.$ and $\overline{\mathrm{OE}}$ active LOW and $\mathrm{CE}_{2}$ active HIGH), while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the nine data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable $(\overline{\mathrm{WE}})$ is HIGH.
A die coat is used to insure alpha immunity.

Logic Block Diagram


Pin Configuration


C182-2

## Selection Guide

|  | 7C182-25 | 7C182-35 | 7C182-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 140 | 140 | 140 |
| Maximum Standby Current (mA) | 35 | 35 | 35 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied $\qquad$
$\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ${ }^{[1]}$. $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$ $\qquad$ -0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$ $\qquad$ -0.5 V to +7.0 V

```
Output Current into Outputs (LOW).......................... }20\mathrm{ mA
Static Discharge Voltage ...................................... >2001V
(per MIL-STD-883, Method 3015.2)
Latch-Up Current............................................... >200 mA
```

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | 7C182-25, 35, 45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$. | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\begin{aligned} & \text { GND } \leq V_{I N} \leq V_{C C}, \\ & \text { GND }<V_{O U T}<V_{C C}, \\ & \text { Output Disabled } \end{aligned}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | -10 | +10 | $\mu \mathrm{A}$ |
| l OS | Output Short Circuit Current ${ }^{[2]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Circuit Current | $\mathrm{V}_{\mathrm{CC}}$ Max., Output Current $=0 \mathrm{~mA}$, <br> $\mathrm{f}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 140 | mA |
|  | Automatic Power-Down Current - TTL Inputs | $\begin{aligned} & \operatorname{Max}_{\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}},}^{\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}} \end{aligned}$ |  | 35 | mA |
|  | Automatic Power-Down Current - CMOS Inputs | $\begin{aligned} & \operatorname{Max}^{V_{C C}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{CE}_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 20 | mA |

## Capacitance ${ }^{[3]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Note:

1. $\quad \mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. Duration of the short circuit should not exceed 30 seconds. Not more than one output should be shorted at one time.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


Equivalentto: THÉVENIN EQUIVALENT

$$
\text { OUTPUTـ } \underbrace{167 \Omega} \text { 1.73V }
$$

CY7C182

Switching Characteristics Over the Operating Range

| Parameter | Description | 7C182-25 |  | 7C182-35 |  | 7C182-45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[4]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ Access Time |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {ACE2 }}$ | $\mathrm{CE}_{2}$ Access Time |  | 25 |  | 35 |  | 45 | ns |
| t LZCE1 | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| t LZCE2 | $\mathrm{CE}_{2}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[5]}$ |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {HZCE2 }}$ | $\mathrm{CE}_{2}$ LOW to High $\mathrm{Z}^{[5]}$ |  | 18 |  | 20 |  | 25 |  |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE Access Time }}$ |  | 18 |  | 20 |  | 20 | ns |
| $t_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[5]}$ |  | 18 |  | 20 |  | 25 | ns |

WRITE CYCLE ${ }^{\text {I6 }}$

| $\mathrm{t}_{\text {Wc }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE2 }}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 20 |  | 30 |  | 40 |  | ns |
| trwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from End of Write | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | Write HIGH to Low ${ }^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | Write LOW to High ${ }^{\text {[5, 7, 8] }}$ |  | 13 |  | 15 |  | 20 | ns |

Notes:
4. WE is HIGH for read cycle.
5. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{C E}_{1} \mathrm{LOW}, \mathrm{CE}_{2} \mathrm{HIGH}$, and $\overline{\mathrm{WE}} \mathrm{LOW}$. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. At any given temperature and voltage condition, $t_{L Z W E}$ is less than $t_{H Z W E}$ for any given device. These parameters are sampled and not $100 \%$ tested.
8. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.

## Switching Waveforms



## Read Cycle No. $2{ }^{[4,10]}$



Write Cycle No.1( $\overline{\text { WE }}$ Controlled) ${ }^{[6]}$


## Notes:

9. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}} . \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
10. If $\overline{\mathrm{CE}}_{1}$ goes HIGH and $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[6,10]}$


Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | OE | WE | Data $\mathbf{n}$ | Data Out | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | Z | Z | Deselect/Power-Down |
| L | H | L | H | Z | Valid | Read |
| L | H | X | L | Valid | Z | Write |
| L | H | H | H | Z | Z | Output Disable |
| X | L | X | X | Z | Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Name | Operating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 225 | CY7C182-25PC | P21 | 28-Lead (300-Mil) Molded DIP |  |
|  | CY7C182-25VC | V21 | 28-Lead Molded SOJ |  |
| 35 | CY7C182-35PC | P21 | 28-Lead (300-Mil) Molded DIP |  |
|  | CY7C182-35VC | V21 | 28-Lead Molded SOJ |  |
| 45 | CY7C182-45PC | P21 | 28-Lead (300-Mil) Molded DIP | Commercial |
|  | CY7C182-45VC | V21 | 28-Lead Molded SOJ |  |

## Package Diagrams

## 28-Lead (300-Mil) Molded DIP P21



## 28-Lead (300-Mil) Molded SOJ V21

## DIMENSIDNS IN INCHES MIN. MAX.



| Document Title: CY7C182 8K x 9 Static RAM |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Document Number: 38-05031 |  |  |  |

