# ANALOG10-Bit, Integrated, Multiformat SDTVDEVICESVideo Decoder and RGB Graphics Digitizer

# ADV7181C

#### FEATURES

Four 10-bit ADCs sampling up to 110 MHz 6 analog input channels SCART fast blank support Internal antialias filters NTSC, PAL, SECAM color standards support 525p/625p component progressive scan support 720p/1080i component HDTV support Digitizes RGB graphics up to 1280 × 1024 at 60 Hz (SXGA) 3 × 3 color space conversion matrix Industrial temperature range: -40°C to +85°C 12-bit 4:4:4 DDR, 8-/10-/16-/20-bit SDR pixel output interface Programmable interrupt request output pin Small package Low pin count Single front end for video and graphics

#### **APPLICATIONS**

Automotive entertainment HDTVs LCD/DLP projectors HDTV STBs with PVR DVD recorders with progressive scan input support AVR receivers

### **GENERAL DESCRIPTION**

The ADV7181C is a high quality, single-chip, multiformat video decoder and graphics digitizer. This multiformat decoder supports the conversion of PAL, NTSC, and SECAM standards in the form of composite or S-Video into a digital ITU-R BT.656 format. The ADV7181C also supports the decoding of a component RGB/YPrPb video signal into a digital YCrCb or RGB DDR pixel output stream. The support for component video includes standards such as 525i, 625i, 525p, 625p, 720p, 1080i, and many other HD and SMPTE standards. Graphics digitization is also supported by the ADV7181C; it is capable of digitizing RGB graphics signals from VGA to SXGA rates and converting them into a digital DDR RGB or YCrCb pixel output stream. SCART and overlay functionality are enabled by the ability of the ADV7181C to process simultaneously CVBS and standard definition RGB signals. The mixing of these signals is controlled by the fast blank pin.

The ADV7181C contains two main processing sections. The first section is the standard definition processor (SDP), which processes all PAL, NTSC, and SECAM signal types. The second section is the component processor (CP), which processes YPrPb and RGB component formats, including RGB graphics.

# TABLE OF CONTENTS

| Features 1                                  |
|---|
| Applications1                               |
| General Description 1                       |
| Revision History                            |
| Functional Block Diagram                    |
| Specifications                              |
| Electrical Characteristics                  |
| Video Specifications                        |
| Timing Characteristics                      |
| Analog Specifications7                      |
| Absolute Maximum Ratings                    |
| Package Thermal Performance                 |
| Thermal Specifications                      |
| ESD Caution                                 |
| Pin Configuration and Function Descriptions |
| Detailed Functionality                      |
| Analog Front End11                          |

## **REVISION HISTORY**

8/08—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

## ADV7181C

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS**

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V, nominal input range 1.6 V.  $T_{MIN}$  to  $T_{MAX} = -40$ °C to +85°C, unless otherwise noted.

| Parameter <sup>1, 2</sup>          | Symbol            | Test Conditions                  | Min  | Тур        | Max        | Unit |
|------------------------------------|-------------------|----------------------------------|------|------------|------------|------|
| STATIC PERFORMANCE <sup>3, 4</sup> |                   |                                  |      |            |            |      |
| Resolution (each ADC)              | N                 |                                  |      |            | 10         | Bits |
| Integral Nonlinearity              | INL               | BSL at 27 MHz (10-bit level)     |      | ±0.6       | ±2.5       | LSB  |
|                                    |                   | BSL at 54 MHz (10-bit level)     |      | -0.6/+0.7  |            | LSB  |
|                                    |                   | BSL at 74 MHz (10-bit level)     |      | ±1.4       |            | LSB  |
|                                    |                   | BSL at 110 MHz (8-bit level)     |      | ±0.9       |            | LSB  |
| Differential Nonlinearity          | DNL               | At 27 MHz (10-bit level)         |      | -0.2/+0.25 | -0.99/+2.5 | LSB  |
|                                    |                   | At 54 MHz (10-bit level)         |      | -0.2/+0.25 |            | LSB  |
|                                    |                   | At 74 MHz (10-bit level)         |      | ±0.9       |            | LSB  |
|                                    |                   | At 110 MHz (8-bit level)         |      | -0.2/+1.5  |            | LSB  |
| DIGITAL INPUTS <sup>5</sup>        |                   |                                  |      |            |            |      |
| Input High Voltage <sup>6</sup>    | VIH               |                                  | 2    |            |            | V    |
|                                    |                   | HS_IN, VS_IN low trigger mode    | 0.7  |            |            | V    |
| Input Low Voltage <sup>7</sup>     | VIL               |                                  |      |            | 0.8        | V    |
|                                    |                   | HS_IN, VS_IN low trigger mode    |      |            | 0.3        | V    |
| Input Current                      | lin               |                                  | -10  |            | +10        | μA   |
| Input Capacitance <sup>5</sup>     | CIN               |                                  |      |            | 10         | pF   |
| DIGITAL OUTPUTS                    |                   |                                  |      |            |            |      |
| Output High Voltage <sup>8</sup>   | Vон               | I <sub>SOURCE</sub> = 0.4 mA     | 2.4  |            |            | V    |
| Output Low Voltage <sup>8</sup>    | Vol               | $I_{SINK} = 3.2 \text{ mA}$      |      |            | 0.4        | V    |
| High Impedance Leakage Current     | I <sub>LEAK</sub> | Pin 1                            |      |            | 60         | μA   |
|                                    |                   | All other output pins            |      |            | 10         | μA   |
| Output Capacitance⁵                | COUT              |                                  |      |            | 20         | pF   |
| POWER REQUIREMENTS <sup>5</sup>    |                   |                                  |      |            |            |      |
| Digital Core Power Supply          | DVDD              |                                  | 1.65 | 1.8        | 2          | V    |
| Digital I/O Power Supply           | DVDDIO            |                                  | 3.0  | 3.3        | 3.6        | V    |
| PLL Power Supply                   | PVDD              |                                  | 1.71 | 1.8        | 1.89       | V    |
| Analog Power Supply                | AVDD              |                                  | 3.15 | 3.3        | 3.45       | V    |
| Digital Core Supply Current        | IDVDD             | CVBS input sampling at 54 MHz    |      | 105        |            | mA   |
|                                    |                   | Graphics RGB sampling at 110 MHz |      | 113        |            | mA   |
|                                    |                   | SCART RGB FB sampling at 54 MHz  |      | 106        |            | mA   |
| Digital I/O Supply Current         | IDVDDIO           | CVBS input sampling at 54 MHz    |      | 4          |            | mA   |
| 2                                  |                   | Graphics RGB sampling at 110 MHz |      | 16         |            | mA   |
| PLL Supply Current                 | IPVDD             | CVBS input sampling at 54 MHz    |      | 11         |            | mA   |
|                                    |                   | Graphics RGB sampling at 110 MHz |      | 12         |            | mA   |
| Analog Supply Current <sup>9</sup> | IAVDD             | CVBS input sampling at 54 MHz    |      | 99         |            | mA   |
|                                    |                   | Graphics RGB sampling at 110 MHz | 1    | 198        |            | mA   |
|                                    |                   | SCART RGB FB sampling at 54 MHz  | 1    | 269        |            | mA   |
| Power-Down Current                 | IPWRDN            |                                  | 1    | 2.25       |            | mA   |
| Green Mode Power-Down              | IPWRDNG           | Synchronization bypass function  |      | 16         |            | mA   |
| Power-Up Time                      | TPWRUP            |                                  |      | 20         |            | ms   |

<sup>1</sup> The minimum/maximum specifications are guaranteed over this range.

<sup>2</sup> All specifications are obtained using the Analog Devices, Inc., recommended programming scripts.

<sup>3</sup> All ADC linearity tests performed at input range of full scale – 12.5%, and at zero scale + 12.5%.
<sup>4</sup> Maximum INL and DNL specifications obtained with part configured for component video input.

<sup>5</sup> Guaranteed by characterization.

<sup>6</sup> To obtain specified V<sub>H</sub> level on Pin 22, program Register 0x13 (WO) with a value of 0x04. If Register 0x13 is programmed with a value of 0x00, then V<sub>H</sub> on Pin 22 is 1.2 V. <sup>7</sup> To obtain specified V<sub>IL</sub> level on Pin 22, program Register 0x13 (WO) with a value of 0x04. If Register 0x13 is programmed with a value of 0x00, then V<sub>IL</sub> on Pin 22 is 0.4 V.

<sup>8</sup> V<sub>OH</sub> and V<sub>OL</sub> levels obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.

<sup>9</sup> For CVBS current measurement only, ADC0 is powered up. For RGB current measurements only, ADC0, ADC1, and ADC2 are powered up. For SCART FB current measurements, all ADCs are powered up.

## **VIDEO SPECIFICATIONS**

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. T<sub>MIN</sub> to T<sub>MAX</sub> = -40°C to +85°C, unless otherwise noted.

| Parameter <sup>1, 2</sup>             | Symbol | Test Conditions              | Min | Тур  | Max | Unit    |
|---------------------------------------|--------|------------------------------|-----|------|-----|---------|
| NONLINEAR SPECIFICATIONS              |        |                              |     |      |     |         |
| Differential Phase                    | DP     | CVBS input, modulated 5 step |     | 0.5  |     | Degrees |
| Differential Gain                     | DG     | CVBS input, modulated 5 step |     | 0.5  |     | %       |
| Luma Nonlinearity                     | LNL    | CVBS input, 5 step           |     | 0.5  |     | %       |
| NOISE SPECIFICATIONS                  |        |                              |     |      |     |         |
| SNR Unweighted                        |        | Luma ramp                    | 54  | 56   |     | dB      |
| SNR Unweighted                        |        | Luma flat field              | 58  | 60   |     | dB      |
| Analog Front-End Crosstalk            |        |                              |     | 60   |     | dB      |
| LOCK TIME SPECIFICATIONS              |        |                              |     |      |     |         |
| Horizontal Lock Range                 |        |                              | -5  |      | +5  | %       |
| Vertical Lock Range                   |        |                              | 40  |      | 70  | Hz      |
| F <sub>sc</sub> Subcarrier Lock Range |        |                              |     | ±1.3 |     | kHz     |
| Color Lock in Time                    |        |                              |     | 60   |     | Lines   |
| Sync Depth Range <sup>3</sup>         |        |                              | 20  |      | 200 | %       |
| Color Burst Range                     |        |                              | 5   |      | 200 | %       |
| Vertical Lock Time                    |        |                              |     | 2    |     | Fields  |
| Horizontal Lock Time                  |        |                              |     | 100  |     | Lines   |
| CHROMA SPECIFICATIONS                 |        |                              |     |      |     |         |
| Hue Accuracy                          | HUE    |                              |     | 1    |     | Degrees |
| Color Saturation Accuracy             | CL_AC  |                              |     | 1    |     | %       |
| Color AGC Range                       |        |                              | 5   |      | 400 | %       |
| Chroma Amplitude Error                |        |                              |     | 0.5  |     | %       |
| Chroma Phase Error                    |        |                              |     | 0.4  |     | Degrees |
| Chroma Luma Intermodulation           |        |                              |     | 0.2  |     | %       |
| LUMA SPECIFICATIONS                   |        |                              |     |      |     |         |
| Luma Brightness Accuracy              |        | CVBS, 1 V input              |     | 1    |     | %       |
| Luma Contrast Accuracy                |        | CVBS, 1 V input              |     | 1    |     | %       |

<sup>1</sup> The minimum/maximum specifications are guaranteed over this range.
<sup>2</sup> Guaranteed by characterization.
<sup>3</sup> Nominal synchronization depth is 300 mV at 100% synchronization depth range.

## **TIMING CHARACTERISTICS**

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. T<sub>MIN</sub> to T<sub>MAX</sub> = -40°C to +85°C, unless otherwise noted.

| Table 3.   | _                               |   |                |          |       |              |
|--|---------------------------------|---|----------------|----------|-------|--------------|
| Parameter <sup>1, 2</sup>                            | Symbol                          | Test Conditions                               | Min            | Тур      | Max   | Unit         |
| SYSTEM CLOCK AND CRYSTAL                             |                                 |   |                |          |       |              |
| Crystal Nominal Frequency                            |                                 |   |                | 28.63636 |       | MHz          |
| Crystal Frequency Stability                          |                                 |   |                |          | ±50   | ppm          |
| LLC Frequency Range <sup>3</sup>                     |                                 |   | 12.825         |          | 110   | MHz          |
| I <sup>2</sup> C PORT <sup>4</sup>                   |                                 |   |                |          |       |              |
| SCLK Frequency                                       |                                 |   |                |          | 400   | kHz          |
| SCLK Min Pulse Width High                            | t <sub>1</sub>                  |   | 0.6            |          |       | μs           |
| SCLK Min Pulse Width Low                             | t <sub>2</sub>                  |   | 1.3            |          |       | μs           |
| Hold Time (Start Condition)                          | t <sub>3</sub>                  |   | 0.6            |          |       | μs           |
| Setup Time (Start Condition)                         | t4                              |   | 0.6            |          |       | μs           |
| SDA Setup Time                                       | t <sub>5</sub>                  |   | 100            |          |       | ns           |
| SCLK and SDA Rise Time                               | t <sub>6</sub>                  |   |                |          | 300   | ns           |
| SCLK and SDA Fall Time                               | t <sub>7</sub>                  |   |                |          | 300   | ns           |
| Setup Time for Stop Condition                        | t <sub>8</sub>                  |   |                | 0.6      |       | μs           |
| RESET FEATURE  |                                 |   |                |          |       |              |
| Reset Pulse Width                                    |                                 |   | 5              |          |       | ms           |
| CLOCK OUTPUTS  |                                 |   |                |          |       |              |
| LLC Mark Space Ratio                                 | t <sub>9</sub> :t <sub>10</sub> |   | 45:55          |          | 55:45 | % duty cycle |
| DATA and CONTROL OUTPUTS                             |                                 |   |                |          |       |              |
| Data Output Transition Time SDR (SDP) <sup>5</sup>   | <b>t</b> 11                     | Negative clock edge to start of valid data    |                |          | 3.6   | ns           |
| Data Output Transition Time SDR (SDP) <sup>5</sup>   | t <sub>12</sub>                 | End of valid data to<br>negative clock edge   |                |          | 2.4   | ns           |
| Data Output Transition Time SDR (CP) <sup>6</sup>    | t <sub>13</sub>                 | End of valid data to negative clock edge      |                |          | 2.8   | ns           |
| Data Output Transition Time SDR (CP) <sup>6</sup>    | <b>t</b> 14                     | Negative clock edge<br>to start of valid data |                |          | 0.1   | ns           |
| Data Output Transition Time DDR (CP) <sup>6, 7</sup> | <b>t</b> 15                     | Positive clock edge to end of valid data      | -4 + TLLC/4    |          |       | ns           |
| Data Output Transition Time DDR (CP) <sup>6,7</sup>  | <b>t</b> 16                     | Positive clock edge to start of valid data    | 0.25 + TLLC/4  |          |       | ns           |
| Data Output Transition Time DDR (CP) <sup>6,7</sup>  | t <sub>17</sub>                 | Negative clock edge to end of valid data      | -2.95 + TLLC/4 |          |       | ns           |
| Data Output Transition Time DDR (CP) <sup>6,7</sup>  | t <sub>18</sub>                 | Negative clock edge to start of valid data    | -0.5 + TLLC/4  |          |       | ns           |

<sup>1</sup> The minimum/maximum specifications are guaranteed over this range.

<sup>2</sup> Guaranteed by characterization. <sup>3</sup> Maximum LLC frequency is 110 MHz.

<sup>4</sup> TTL input values are 0 V to 3 V, with rise/fall times of  $\leq$ 3 ns, measured between the 10% and 90% points.

<sup>5</sup> SDP timing figures obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.
<sup>6</sup> CP timing figures obtained using maximum drive strength value (0xFF) in Register Subaddress 0xF4.

<sup>7</sup> DDR timing specifications dependent on LLC output pixel clock; TLCC/4 = 9.25 ns at LLC = 27 MHz.

## ANALOG SPECIFICATIONS

AVDD = 3.1.5 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. T<sub>MIN</sub> to T<sub>MAX</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Recommended analog input video signal range: 0.5 V to 1.6 V, typically 1 V p-p.

| Parameter <sup>1, 2</sup>           | Test Conditions                     | Min | Тур           | Max | Unit |
|-------------------------------------|-------------------------------------|-----|---------------|-----|------|
| CLAMP CIRCUITRY                     |                                     |     |               |     |      |
| External Clamp Capacitor            |                                     |     | 0.1           |     | μF   |
| Input Impedance; Except Pin 34 (FB) | Clamps switched off                 |     | 10            |     | MΩ   |
| Input Impedance of Pin 34 (FB)      |                                     |     | 20            |     | kΩ   |
| CML                                 |                                     |     | 1.86          |     | V    |
| ADC Full-Scale Level                |                                     |     | CML + 0.8 V   |     | v    |
| ADC Zero-Scale level                |                                     |     | CML – 0.8 V   |     | V    |
| ADC Dynamic Range                   |                                     |     | 1.6           |     | V    |
| Clamp Level (When Locked)           | CVBS input                          |     | CML – 0.292 V |     | V    |
|                                     | SCART RGB input (R, G, B signals)   |     | CML – 0.4 V   |     | V    |
|                                     | S-Video input (Y signal)            |     | CML – 0.292 V |     | V    |
|                                     | S-Video input (C signal)            |     | CML – 0 V     |     | V    |
|                                     | Component input (Y, Pr, Pb signals) |     | CML – 0.3 V   |     | V    |
|                                     | PC RGB input (R, G, B signals)      |     | CML – 0.3 V   |     | V    |
| Large Clamp Source Current          | SDP only                            |     | 0.75          |     | mA   |
| Large Clamp Sink Current            | SDP only                            |     | 0.9           |     | mA   |
| Fine Clamp Source Current           | SDP only                            |     | 17            |     | μA   |
| Fine Clamp Sink Current             | SDP only                            |     | 17            |     | μΑ   |

<sup>1</sup> The minimum/maximum specifications are guaranteed over this range.

<sup>2</sup> Guaranteed by characterization.

## **ABSOLUTE MAXIMUM RATINGS**

Table 5.

| 1.0010-01   |                                   |
|---|-----------------------------------|
| Parameter   | Rating                            |
| AVDD to AGND                                      | 4 V                               |
| DVDD to DGND                                      | 2.2 V                             |
| PVDD to AGND                                      | 2.2 V                             |
| DVDDIO to DGND                                    | 4 V                               |
| DVDDIO to AVDD                                    | –0.3 V to +0.3 V                  |
| PVDD to DVDD                                      | –0.3 V to +0.3 V                  |
| DVDDIO to PVDD                                    | –0.3 V to +2 V                    |
| DVDDIO to DVDD                                    | –0.3 V to +2 V                    |
| AVDD to PVDD                                      | –0.3 V to +2 V                    |
| AVDD to DVDD                                      | –0.3 V to +2 V                    |
| Digital Inputs Voltage to DGND                    | DGND – 0.3 V to<br>DVDDIO + 0.3 V |
| Digital Outputs Voltage to DGND                   | DGND – 0.3 V to<br>DVDDIO + 0.3 V |
| Analog Inputs to AGND                             | AGND – 0.3 V to<br>AVDD + 0.3 V   |
| Operating Temperature                             | -40°C to +85°C                    |
| Maximum Junction Temperature (T <sub>JMAX</sub> ) | 125°C                             |
| Storage Temperature Range                         | –65°C to +150°C                   |
| Infrared Reflow Soldering (20 sec)                | 260°C                             |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PACKAGE THERMAL PERFORMANCE

To reduce power consumption when using the part the user is advised to turn off any unused ADCs.

It is imperative that the recommended scripts be used for the following high current modes: SCART, 720p, 1080i, and all RGB graphic standards. Using the recommended scripts ensures correct thermal performance. These scripts are available from a local FAE.

The junction temperature must always stay below the maximum junction temperature ( $T_{J MAX}$ ) of 125°C. Using the following equation, calculate the junction temperature:

 $T_J = T_{AMAX} + (\theta_{JA} \times W_{MAX})$ 

where:

$$\begin{split} T_{A MAX} &= 85^{\circ}\text{C}, \\ \theta_{\text{JA}} &= 45.5^{\circ}\text{C}/\text{W}, \\ W_{MAX} &= ((AVDD \times IAVDD) + (DVDD \times IDVDD) + (DVDDIO \times IDVDDIO) + (PVDD \times IPVDD)). \end{split}$$

#### THERMAL SPECIFICATIONS

#### Table 6.

| Package Type     | θ <sub>JA</sub> 1 | θ」c² | Unit |
|------------------|-------------------|------|------|
| 64-Lead LQFP     | 45.5              | 9.2  | °C/W |
| 64-Lead LFCSP_VQ | 20.3              | 1.2  | °C/W |

<sup>1</sup> 4-layer PCB with solid ground plane (still air).

<sup>2</sup> 4-layer PCB with solid ground plane.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Configuration

| Table 7. Pin Function D                 | escriptions  |                   |  |
|---|--------------|-------------------|--|
| Pin No.                                 | Mnemonic     | Type <sup>1</sup> | Description  |
| 3, 10, 24, 57                           | DGND         | G                 | Digital Ground.  |
| 32, 37, 43                              | AGND         | G                 | Analog Ground.   |
| 4, 11                                   | DVDDIO       | Р                 | Digital I/O Supply Voltage (3.3 V).  |
| 23, 58                                  | DVDD         | Р                 | Digital Core Supply Voltage (1.8 V).   |
| 40                                      | AVDD         | Р                 | Analog Supply Voltage (3.3 V).   |
| 31                                      | PVDD         | Р                 | PLL Supply Voltage (1.8 V).  |
| 34                                      | FB           | 1                 | Fast Switch Overlay Input. This pin switches between CVBS and RGB analog signals.  |
| 35, 36, 46, 47, 48, 49                  | AIN1 to AIN6 | 1                 | Analog Video Input Channels.   |
| 28 to 25, 19 to 12,<br>8 to 5, 62 to 59 | P0 to P19    | 0                 | Video Pixel Output Port. Refer to Table 10 for output configuration modes.   |
| 1                                       | ĪNT          | 0                 | Interrupt. This pin can be active low or active high. When SDP/CP status bits change, this pin is triggered. The set of events that triggers an interrupt is under user control.   |
| 2                                       | HS/CS        | 0                 | HS: Horizontal Synchronization Output Signal (SDP and CP Modes).<br>CS: Digital Composite Synchronization Signal (CP Mode).  |
| 64                                      | VS           | 0                 | Vertical Synchronization Output Signal (SDP and CP Modes).   |
| 63                                      | FIELD/DE     | 0                 | Field Synchronization Output Signal (All Interlaced Video Modes). This pin also can be enabled as an data enable signal (DE) in CP mode to allow direct connection to a HDMI/DVI Tx IC.  |
| 53                                      | SDATA        | I/O               | I <sup>2</sup> C Port Serial Data Input/Output Pin.  |
| 54                                      | SCLK         | 1                 | I <sup>2</sup> C Port Serial Clock Input. Maximum clock rate of 400 kHz.   |
| 52                                      | ALSB         | I                 | This pin selects the I <sup>2</sup> C address for the ADV7181C control and VBI readback ports. ALSB set to Logic 0 sets the address for a write to Control Port 0x40 and the readback address for VBI Port 0x21. ALSB set to a Logic 1 sets the address for a write to Control Port 0x42 and the readback address for VBI Port 0x23. |

## Table 7. Pin Function Descriptions

| Pin No. | Mnemonic     | Type <sup>1</sup> | Description   |  |
|---------|--------------|-------------------|---|--|
| 51      | RESET        | I                 | System Reset Input, Active Low. A minimum low reset pulse width of 5 ms is required to reset the ADV7181C circuitry.  |  |
| 20      | LLC          | 0                 | Line-Locked Output Clock. This pin is for the pixel data (the range is 12.825 MHz to 110 MHz).  |  |
| 22      | XTAL         | I                 | Input pin for 28.63636 MHz crystal, or can be overdriven by an external 3.3 V, 28.63636 MHz clock oscillator source to clock the ADV7181C.  |  |
| 21      | XTAL1        | 0                 | This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external 3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7181C. In crystal mode, the crystal must be a fundamental crystal.  |  |
| 30      | ELPF         | 0                 | The recommended external loop filter must be connected to this ELPF pin.  |  |
| 9       | SFL/SYNC_OUT | 0                 | SFL: Subcarrier Frequency Lock. This pin contains a serial output stream that<br>can be used to lock the subcarrier frequency when this decoder is connected<br>to any Analog Devices digital video encoder.<br>SYNC_OUT: Sliced Synchronization Output Signal Available Only in CP Mode. |  |
| 41      | REFOUT       | 0                 | Internal Voltage Reference Output. See Figure 5 for a recommended capacitor network for this pin.   |  |
| 42      | CML          | 0                 | Common-Mode Level Pin (CML) for the Internal ADCs. See Figure 5 for a recommended capacitor network for this pin.   |  |
| 38, 39  | CAPY1, CAPY2 | I                 | ADC Capacitor Network. See Figure 5 for a recommended capacitor network for this pin.   |  |
| 44      | CAPC2        | I                 | ADC Capacitor Network. See Figure 5 for a recommended capacitor network for this pin.   |  |
| 56      | HS_IN/CS_IN  | I                 | This pin can be configured in CP mode to be either a digital HS input signal or a digital CS input signal used to extract timing in a 5-wire or 4-wire RGB mode.  |  |
| 55      | VS_IN        | 1                 | VS Input Signal. Used in CP mode for 5-wire timing mode.  |  |
| 50      | SOG/SOY      | 1                 | Sync on Green/Sync on Luma Input. Used in embedded synchronization mode.  |  |
| 29      | PWRDWN       | 1                 | A Logic 0 on this pin places the ADV7181C in a power-down mode.   |  |
| 33, 45  | NC           |                   | No Connect. These pins are not connected internally.  |  |

 $^{1}$  G = ground, I = input, O = output, I/O = input/output.

## **DETAILED FUNCTIONALITY** ANALOG FRONT END

The analog front-end section contains four high quality 10-bit ADCs, and the six analog input channel mux enables multisource connection without the requirement of an external mux. It also contains

- Four current and voltage clamp control loops to ensure that any dc offsets are removed from the video signal
- SCART functionality and SD RGB overlay on CVBS that are controlled by fast blank input
- Four internal antialias filters to remove out-of-band noise on standard definition input video signals

## SDP PIXEL DATA OUTPUT MODES

- 8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time codes and/or HS, S, and FIELD
- 16-/20-bit YCrCb with embedded time codes and/or HS, VS, and FIELD

## **CP PIXEL DATA OUTPUT MODES**

CP pixel data output modes include single data rate (SDR) and double data rate (DDR) as follows:

- SDR 8-/10-bit 4:2:2 YCrCb for 525i, 625i
- SDR 16-/20-bit 4:2:2 YCrCb for all standards
- DDR 8-/10-bit 4:2:2 YCrCb for all standards
- DDR 12-bit 4:4:4 RGB for graphics inputs

## **COMPOSITE AND S-VIDEO PROCESSING**

Composite and S-Video processing features offer support for NTSC M/J, NTSC 4.43, PAL B/D/I/G/H, PAL60, PAL M, PAL N, and SECAM (B, D, G, K, and L) standards in the form of CVBS and S-Video as well as super-adaptive, 2D, 5-line comb filters for NTSC and PAL give superior chrominance and luminance separation for composite video. They also include full automatic detection and autoswitching of all worldwide standards (PAL, NTSC, and SECAM) and automatic gain control with white peak mode to ensure the video is always processed without loss of the video processing range. Other features are

- Adaptive Digital Line Length Tracking (ADLLT<sup>™</sup>)
- Proprietary architecture for locking to weak, noisy, and unstable sources from VCRs and tuners
- IF filter block to compensate for high frequency luma attenuation due to tuner SAW filter
- Chroma transient improvement (CTI)
- Luminance digital noise reduction (DNR)
- Color controls including hue, brightness, saturation, contrast, and Cr and Cb offset controls
- Certified Macrovision<sup>®</sup> copy protection detection on composite and S-Video for all worldwide formats (PAL/NTSC/SECAM)
- 4× oversampling (54 MHz) for CVBS, S-Video, and YUV modes
- Line-locked clock output (LLC)
- Letterbox detection support
- Free-run output mode to provide stable timing when no video input is present
- Vertical blanking interval data processor, including teletext, video programming system (VPS), vertical interval time codes (VITC), closed captioning (CC) and extended data service (EDS), wide screen signaling (WSS), copy generation management system (CGMS), and compatibility with GemStar<sup>™</sup> 1×/2× electronic program guide
- Clocked from a single 28.63636 MHz crystal
- Subcarrier frequency lock (SFL) output for downstream video encoder
- Differential gain typically 0.5%
- Differential phase typically 0.5°

## **COMPONENT VIDEO PROCESSING**

Component video processing supports formats including 525i, 625i, 525p, 625p, 720p, 1080i, and many other HDTV formats, as well as automatic adjustments that include gain (contrast) and offset (brightness), and manual adjustment controls. Other features supported by component video processing are

- Analog component YPrPb/RGB video formats with embedded synchronization or with separate HS, VS, or CS
- Color space conversion matrix to support YCrCb-to-DDR RGB and RGB-to-YCrCb
- Standard identification (STDI) enables system level component format detection
- Synchronization source polarity detector (SSPD) to determine the source and polarity of the synchronization signals that accompany the input video
- Certified Macrovision copy protection detection on component formats (525i, 625i, 525p, and 625p)
- Free-run output mode to provide stable timing when no video input is present
- Arbitrary pixel sampling support for nonstandard video sources

## **RGB GRAPHICS PROCESSING**

RGB graphics processing offers a 110 MSPS conversion rate that supports RGB input resolutions up to  $1280 \times 1024$  at 60 Hz (SXGA), automatic or manual clamp and gain controls for graphics modes, and contrast and brightness controls. Other features include

- 32-phase DLL to allow optimum pixel clock sampling
- Automatic detection of synchronization source and polarity by SSPD block
- Standard identification enabled by the STDI block
- RGB that can be color space converted to YCrCb and decimated to a 4:2:2 format for video centric back-end IC interfacing
- Data enable (DE) output signal supplied for direct connection to HDMI/DVI Tx IC
- Arbitrary pixel sampling support for nonstandard video sources
- RGB graphics supported on 12-bit DDR format

## **GENERAL FEATURES**

General features of the ADV7181C include HS/CS, VS, and FIELD/DE output signals with programmable position, polarity, and width as well as a programmable interrupt request output pin, INT, that signals SDP/CP status changes. Other features are

- Low power consumption: 1.8 V digital core, 3.3 V analog and digital I/O, low power, power-down mode, and green PC mode
- Industrial temperature range of -40°C to +85°C
- 64-lead, 10 mm × 10 mm, Pb-free LQFP
- 3.3 V ADCs giving enhanced dynamic range and performance

# DETAILED DESCRIPTION

## **ANALOG FRONT END**

The ADV7181C analog front end comprises four 10-bit ADCs that digitize the analog video signal before applying it to the SDP or CP. The analog front end uses differential channels to each ADC to ensure high performance in a mixed-signal application.

The front end also includes a 6-channel input mux that enables multiple video signals to be applied to the ADV7181C. Current and voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping in either the CP or SDP.

Optional antialiasing filters are positioned in front of each ADC. These filters can be used to band-limit standard definition video signals, removing spurious out-of-band noise.

The ADCs are configured to run in  $4\times$  oversampling mode when decoding composite and S-Video inputs;  $2\times$  oversampling is performed for component 525i, 625i, 525p, and 625p sources. All other video standards are  $1\times$  oversampled. Oversampling the video signals reduces the cost and complexity of external antialiasing filters with the benefit of an increased signal-tonoise ratio (SNR).

The ADV7181C can support simultaneous processing of CVBS and RGB standard definition signals to enable SCART compatibility and overlay functionality. A combination of CVBS and RGB inputs can be mixed and output under the control of the I<sup>2</sup>C registers and the fast blank pin.

## **STANDARD DEFINITION PROCESSOR (SDP)**

The SDP section is capable of decoding a large selection of baseband video signals in composite S-Video and YUV formats. The video standards supported by the SDP include PAL B/D/I/G/H, PAL60, PAL M, PAL N, NTSC M/J, NTSC 4.43, and SECAM B/D/G/K/L. The ADV7181C automatically detects the video standard and processes it accordingly.

The SDP has a 5-line super adaptive 2D comb filter that gives superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to video standards and signal quality with no user intervention required. The SDP has an IF filter block that compensates for attenuation in the high frequency luma spectrum due to the tuner SAW filter.

The SDP has specific luminance and chrominance parameter control for brightness, contrast, saturation, and hue.

The ADV7181C implements a patented Adaptive-Digital-Line-Length-Tracking (ADLLT) algorithm to track varying video line lengths from sources such as a VCR. ADLLT enables the ADV7181C to track and decode poor quality video sources such as VCRs, noisy sources from tuner outputs, VCD players, and camcorders. The SDP also contains a chroma transient improvement (CTI) processor. This processor increases the edge rate on chroma transitions, resulting in a sharper video image.

The SDP can process a variety of VBI data services, such as teletext, closed captioning (CC), wide screen signaling (WSS), video programming system (VPS), vertical interval time codes (VITC), copy generation management system (CGMS), GemStar  $1\times/2\times$ , and extended data service (XDS). The ADV7181C SDP section has a Macrovision 7.1 detection circuit that allows it to detect Type I, Type II, and Type III protection levels. The decoder is also fully robust to all Macrovision signal inputs.

## **COMPONENT PROCESSOR (CP)**

The CP section is capable of decoding/digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, graphics up to SXGA at 60 Hz, and many other standards.

The CP section of the ADV7181C contains an AGC block. When no embedded synchronization is present, the video gain can be set manually. The AGC section is followed by a digital clamp circuit that ensures the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); manual adjustment controls are also supported.

A fixed mode graphics RGB to component output is available.

A color space conversion matrix is placed between the analog front end and the CP section. This enables YPrPb-to-DDR RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color space converter.

The output section of the CP is highly flexible. It can be configured in SDR mode with one data packet per clock cycle or in a DDR mode where data is presented on the rising and falling edges of the clock. In SDR mode, a 20-bit 4:2:2 is possible. In these modes, HS/CS, VS, and FIELD/DE (where applicable) timing reference signals are provided. In DDR mode, the ADV7181C can be configured in an 8-bit 4:2:2 YCrCb or 12-bit 4:4:4 RGB pixel output interface with corresponding timing signals.

The CP section contains circuitry to enable the detection of Macrovision encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals.

VBI extraction of component data is performed by the CP section of the ADV7181C for interlaced, progressive, and high definition scanning rates. The data extracted can be read back over the I<sup>2</sup>C interface.

## **ANALOG INPUT MUXING**

The ADV7181C has an integrated analog muxing section that allows more than one source of video signal to be connected to the decoder. Figure 3 outlines the overall structure of the input muxing provided in the ADV7181C.




Figure 3. ADV7181C Internal Pin Connections

On the ADV7181C, it is recommended to use the ADC mapping shown in Table 8.

| Mode          | Required ADC Mapping | AIN Channel      | Core | Configuration <sup>1</sup> |
|---------------|----------------------|------------------|------|----------------------------|
| CVBS          | ADC0                 | $CVBS = A_{IN}1$ | SD   | INSEL[3:0] = 0000          |
|               |                      |                  |      | SDM_SEL[1:0] = 00          |
|               |                      |                  |      | PRIM_MODE[3:0] = 0000      |
|               |                      |                  |      | VID_STD[3:0] = 0010        |
| YC/YC auto    | Y = ADC0             | $Y = A_{IN}2$    | SD   | INSEL[3:0] = 0000          |
|               | C = ADC1             | $C = A_{IN}3$    |      | SDM_SEL[1:0] = 11          |
|               |                      |                  |      | PRIM_MODE[3:0] = 0000      |
|               |                      |                  |      | VID_STD[3:0] = 0010        |
| Component YUV | Y = ADC0             | $Y = A_{IN}6$    | SD   | INSEL[3:0] = 1001          |
|               | U = ADC2             | $U = A_{IN}4$    |      | SDM_SEL[1:0] = 00          |
|               | V = ADC1             | $V = A_{IN}5$    |      | PRIM_MODE[3:0] = 0000      |
|               |                      |                  |      | VID_STD[3:0] = 0010        |
| Component YUV | Y = ADC0             | $Y = A_{IN}6$    | СР   | INSEL[3:0] = 0000          |
|               | U = ADC2             | $U = A_{IN}4$    |      | SDM_SEL[1:0] = 00          |
|               | V = ADC1             | $V = A_{IN}5$    |      | PRIM_MODE[3:0] = 0000      |
|               |                      |                  |      | VID_STD[3:0] = 1010        |
| SCART RGB     | CBVS = ADC0          | $CVBS = A_{IN}2$ | SD   | INSEL[3:0] = 0000          |
|               | G = ADC1             | $G = A_{IN}6$    |      | SDM_SEL[1:0] = 00          |
|               | B = ADC3             | $B = A_{IN}4$    |      | PRIM_MODE[3:0] = 0000      |
|               | R = ADC2             | $R = A_{IN}5$    |      | VID_STD[3:0] = 0010        |
| Graphics      | G = ADC0             | $G = A_{IN}6$    | СР   | INSEL[3:0] = 0000          |
| RGB Mode      | B = ADC2             | $B = A_{IN}4$    |      | SDM_SEL[1:0] = 00          |
|               | R = ADC1             | $R = A_{IN}5$    |      | PRIM_MODE[3:0] = 0001      |
|               |                      |                  |      | VID_STD[3:0] = 1100        |

#### Table 8. Recommended ADC Mapping

<sup>1</sup>Configuration to format follow-on blocks in correct format.

Table 9. Manual MUX Settings for All ADCs

| ADC_SWITCH_MAN to 1 |                    |                  |                    |                  |                    |                  |                    |
|---------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|
| ADC0_SW_SEL[3:0]    | ADC0<br>Connection | ADC1_SW_SEL[3:0] | ADC1<br>Connection | ADC2_SW_SEL[3:0] | ADC2<br>Connection | ADC3_SW_SEL[3:0] | ADC3<br>Connection |
| 0001                | A <sub>IN</sub> 1  | 0001             | N/A                | 0001             | N/A                | 0001             | N/A                |
| 0010                | A <sub>IN</sub> 2  | 0010             | N/A                | 0010             | A <sub>IN</sub> 2  | 0010             | N/A                |
| 0100                | A <sub>IN</sub> 4  | 0100             | A <sub>IN</sub> 4  | 0100             | A <sub>IN</sub> 4  | 0100             | A <sub>IN</sub> 4  |
| 0101                | A <sub>IN</sub> 5  | 0101             | A <sub>IN</sub> 5  | 0101             | A <sub>IN</sub> 5  | 0101             | N/A                |
| 0110                | Ain6               | 0110             | Ain6               | 0110             | Ain6               | 0110             | N/A                |
| 1100                | A <sub>IN</sub> 3  | 1100             | A <sub>IN</sub> 3  | 1100             | N/A                | 1100             | N/A                |

The analog input muxes of the ADV7181C must be controlled directly. This is referred to as manual input muxing. The manual muxing is activated by setting the ADC\_SWITCH\_MAN bit (see Table 9). It affects only the analog switches in front of the ADCs. INSEL, SDM\_SEL, PRIM\_MODE, and VID\_STD still have to be set so that the follow-on blocks process the video data in the correct format.

Not every input pin can be routed to any ADC. There are restrictions in the channel routing imposed by the analog signal routing inside the IC. See Table 9 for an overview of the routing capabilities inside the chip. The three mux sections can be controlled by the reserved control signal buses ADC0\_SW[3:0]/ADC1\_SW[3:0]/ADC2\_SW[3:0].

Table 9 explains the ADC mapping configuration for the following:

- ADC\_SWITCH\_MAN, manual input muxing enable, IO map, Address 0C[7]
- ADC0\_SW[3:0], ADC0 mux configuration, IO map, Address 0D[3:0]
- ADC1\_SW[3:0], ADC1 mux configuration, IO map, Address 0D[7:4]
- ADC2\_SW[3:0], ADC2 mux configuration, IO map, Address 0E[3:0]
- ADC3\_SW[3:0], ADC3 mux configuration, IO map, Address 0E[7:4]

# **PIXEL OUTPUT FORMATTING**


## Table 10. Pixel Output Formats

| Processor, Format, |   | Pixel Port Pins P[19:0]        |                       |                                   |                                   |                       |    |                       |                       |                                      |    |                                    |                        |                       |                       |   |   |   |   |   |   |
|--------------------|---|--------------------------------|-----------------------|-----------------------------------|-----------------------------------|-----------------------|----|-----------------------|-----------------------|--------------------------------------|----|------------------------------------|------------------------|-----------------------|-----------------------|---|---|---|---|---|---|
| and Mod            | le                                      | 19                             | 18                    | 17                                | 16                                | 15                    | 14 | 13                    | 12                    | 11                                   | 10 | 9                                  | 8                      | 7                     | 6                     | 5 | 4 | 3 | 2 | 1 | 0 |
| SDP                | Video output<br>8-bit 4:2:2             | YCrCb[7:0]                     |                       |                                   |                                   |                       |    |                       |                       |                                      |    |                                    |                        |                       |                       |   |   |   |   |   |   |
| SDP                | Video output<br>10-bit 4:2:2            | YCrCk                          | YCrCb[9:0]            |                                   |                                   |                       |    |                       |                       |                                      |    |                                    |                        |                       |                       |   |   |   |   |   |   |
| SDP                | Video output<br>16-bit 4:2:2            | Y[7:0]                         |                       |                                   |                                   |                       |    |                       |                       | CrCb[7:0]                            |    |                                    |                        |                       |                       |   |   |   |   |   |   |
| SDP                | Video output<br>20-bit 4:2:2            | Y[9:0]                         |                       |                                   |                                   |                       |    |                       |                       | CrCb[7:0]                            |    |                                    |                        |                       |                       |   |   |   |   |   |   |
| СР                 | Video output<br>12-bit 4:4:4<br>RGB DDR |                                | D6¹<br>B[6]↑<br>R[2]↓ | D5 <sup>1</sup><br>B[5]↑<br>R[1]↓ | D4 <sup>1</sup><br>B[4]↑<br>R[0]↓ | D3¹<br>B[3]↑<br>G[7]↓ |    | D1¹<br>B[1]↑<br>G[5]↓ | D0¹<br>B[0]↑<br>G[4]↓ |                                      |    | D11 <sup>1</sup><br>G[3]↑<br>R[7]↓ | D10¹<br>G[2]↑<br>R[6]↓ | D9¹<br>G[1]↑<br>R[5]↓ | D8¹<br>G[0]↑<br>R[4]↓ |   |   |   |   |   |   |
| СР                 | Video output<br>16-bit 4:2:2            | CHA[7:0] (for example, Y[7:0]) |                       |                                   |                                   |                       |    |                       |                       | CHB/C[7:0] (for example, Cr/Cb[7:0]) |    |                                    |                        |                       |                       |   |   |   |   |   |   |
| СР                 | Video output<br>20-bit 4:2:2            | CHA[9:0] (for example, Y[9:0]) |                       |                                   |                                   |                       |    |                       |                       | CHB/C[9:0] (for example, Cr/Cb[9:0]) |    |                                    |                        |                       |                       |   |   |   |   |   |   |


 $^{1}\uparrow$  indicates data clocked on the rising edge of LLC,  $\downarrow$  indicates data clocked on the falling edge of LLC.

## **RECOMMENDED EXTERNAL LOOP FILTER COMPONENTS**

The external loop filter components for the ELPF pin should be placed as close as possible to the respective pins. Figure 4 shows the recommended component values.



# **TYPICAL CONNECTION DIAGRAM**



080108-C

## **OUTLINE DIMENSIONS**




Figure 7. 64-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 9 mm × 9 mm Body, Very Thin Quad (CP-64-3) Dimensions shown in millimeters

#### **ORDERING GUIDE**

| Model                          | Temperature Range | Package Description | Package Option |
|--------------------------------|-------------------|---------------------|----------------|
| ADV7181CBCPZ <sup>1</sup>      | -40°C to +85°C    | 64–Lead LFCSP_VQ    | CP-64-3        |
| ADV7181CBCPZ-REEL <sup>1</sup> | -40°C to +85°C    | 64-Lead LFCSP_VQ    | CP-64-3        |
| ADV7181CBSTZ <sup>1</sup>      | -40°C to +85°C    | 64 –Lead LQFP       | ST-64          |
| ADV7181CBSTZ-REEL <sup>1</sup> | -40°C to +85°C    | 64–Lead LQFP        | ST-64          |
| ADV7181WBCPZ <sup>1</sup>      | -40°C to +85°C    | 64-Lead LFCSP_VQ    | CP-64-3        |
| ADV7181WBCPZ-REEL <sup>1</sup> | -40°C to +85°C    | 64-Lead LFCSP_VQ    | CP-64-3        |
| ADV7181WBSTZ <sup>1</sup>      | -40°C to +85°C    | 64–Lead LQFP        | ST-64          |
| ADV7181WBSTZ_REEL <sup>1</sup> | -40°C to +85°C    | 64 –Lead LQFP       | ST-64          |

<sup>1</sup> Z = RoHS Compliant Part.

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07513-0-8/08(0)



www.analog.com

Rev. 0 | Page 20 of 20