

# DS90CR283/DS90CR284 28-Bit Channel Link-66 MHz

#### **General Description**

The DS90CR283 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CR284 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 66 MHz, 28 bits of TTL data are transmitted at a rate of 462 Mbps per LVDS data channel. Using a 66 MHz clock, the data throughput is 1.848 Gbit/s (231 Mbytes/s).


The multiplexing of the data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 28-bit wide data bus and one clock, up to 58 conductors are required. With the Channel Link chipset as few as 11 conductors (4 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides a 80% reduction in required cable width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The 28 CMOS/TTL inputs can support a variety of signal combinations. For example, 7 4-bit nibbles or 3 9-bit (byte + parity) and 1 control.

#### **Features**

- 66 MHz clock support
- Up to 231 Mbytes/s bandwidth
- Low power CMOS design (< 610 mW)
- Power Down mode (< 0.5 mW total)</p>
- Up to 1.848 Gbit/s data throughput
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- PLL requires no external components
- Low profile 56-lead TSSOP package
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS Standard

#### **Block Diagrams**




Order Number DS90CR283MTD See NS Package Number MTD56


Order Number DS90CR284MTD See NS Package Number MTD56

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


DS012889-1

#### **Pin Diagrams**





#### **Typical Application**



#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

LVDS Output Short Circuit

 $\begin{array}{ccc} \text{Duration} & \text{Continuous} \\ \text{Junction Temperature} & +150 ^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65 ^{\circ}\text{C to } +150 ^{\circ}\text{C} \end{array}$ 

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Package Power Dissipation @  $+25^{\circ}C$ 

MTD56(TSSOP) Package:

DS90CR283 1.63W DS90CR284 1.61W

Package Derating:

DS90CR283 12.5 mW/°C above +25°C DS90CR284 12.4 mW/°C above +25°C This device does not meet 2000V ESD rating (Note 4)

# Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.75	5.0	5.25	V
Operating Free Air				
Temperature (T <sub>A</sub> )	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage				
(V <sub>CC</sub> )				100 mV <sub>P-P</sub>

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions			Тур	Max	Units
	TL DC SPECIFICATIONS	I					
V <sub>IH</sub>	High Level Input Voltage			2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage			GND		0.8	V
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		3.8	4.9		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2 mA			0.1	0.3	V
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA			-0.79	-1.5	V
I <sub>IN</sub>	Input Current	$V_{IN} = V_{CC}$ , GND, 2.5V or	0.4V		±5.1	±10	μA
Ios	Output Short Circuit Current	V <sub>OUT</sub> = 0V				-120	mA
LVDS DF	RIVER DC SPECIFICATIONS			•	•		
V <sub>OD</sub>	Differential Output Voltage	$R_L = 100\Omega$		250	290	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between					35	mV
	Complementary Output States						
Vos	Offset Voltage			1.1	1.25	1.375	V
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> between Complementary Output States					35	mV
I <sub>os</sub>	Output Short Circuit Current	$V_{OUT} = OV, R_L = 100\Omega$			-2.9	-5	mA
l <sub>oz</sub>	Output TRI-STATE® Current	Power Down = 0V, V <sub>OUT</sub>	= 0V or V <sub>CC</sub>		±1	±10	μA
LVDS RE	CEIVER DC SPECIFICATIONS			•			
$V_{TH}$	Differential Input High Threshold	V <sub>CM</sub> = +1.2V				+100	mV
V <sub>TL</sub>	Differential Input Low Threshold			-100			mV
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V, V_{CC} = 5.0V$				±10	μA
		$V_{IN} = 0V, V_{CC} = 5.0V$				±10	μA
TRANSM	IITTER SUPPLY CURRENT			•	•		
I <sub>CCTW</sub>	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		49	63	mA
	Worst Case	Worst Case Pattern	f = 37.5 MHz		51	64	mA
		(Figures 1, 2)		70	84	mA	
I <sub>CCTZ</sub>	Transmitter Supply Current,	Power Down = Low					
	Power Down	Driver Outputs in TRI-STA	ATE				
		under Power Down Mode		1	25	μA	

#### **Electrical Characteristics** (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Condition	Min	Тур	Max	Units	
RECEIVE	R SUPPLY CURRENT	•	•				
I <sub>CCRW</sub>	Receiver Supply Current,	$C_L = 8 pF,$	f = 32.5 MHz		64	77	mA
	Worst Case	Worst Case Pattern	f = 37.5 MHz		70	85	mA
		(Figures 1, 3)	f = 66 MHz		110	140	mA
I <sub>CCRZ</sub>	Receiver Supply Current,	Power Down = Low					
	Power Down	Receiver Outputs in Prev	Receiver Outputs in Previous State				
		during Power Down Mode	е		1	10	μA

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

**Note 2:** Typical values are given for  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ .

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V<sub>OD</sub> and ΔV <sub>OD</sub>).

Note 4: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF)

PLL  $V_{CC} \ge 1000V$  All other pins  $\ge 2000V$  EIAJ  $(0\Omega,\ 200\ pF) \ge 150V$ 

Note 5:  $V_{OS}$  previously referred as  $V_{CM}$ .

#### **Transmitter Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 2)		0.75	1.5	ns	
LHLT	LVDS High-to-Low Transition Time (Figure 2)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 4)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note 6) (Figu	ure 5)			350	ps
TPPos0	Transmitter Output Pulse Position for Bit 0	f = 66 MHz	-0.30	0	0.30	ns
	(Figure 16)		-0.30	U	0.30	
TPPos1	Transmitter Output Pulse Position for Bit 1		1.70	(1/7)T <sub>clk</sub>	2.50	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		3.60	(2/7)T <sub>clk</sub>	4.50	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		5.90	(3/7)T <sub>clk</sub>	6.75	ns
TPPos4	Transmitter Output Pulse Position for Bit 4	Output Pulse Position for Bit 4				ns
TPPos5	Transmitter Output Pulse Position for Bit 5		10.40	(5/7)T <sub>clk</sub>	11.10	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		12.70	(6/7)T <sub>clk</sub>	13.40	
TCIP	TxCLK IN Period (Figure 6)		15	Т	50	ns
TCIH	TxCLK IN High Time (Figure 6)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 6)		5	3.5		ns
THTC	TxIN Hold to TxCLK IN (Figure 6)		2.5	1.5		ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C,	3.5		8.5	ns	
	V <sub>CC</sub> = 5.0V ( <i>Figure 8</i> )					
TPLLS	Transmitter Phase Lock Loop Set (Figure 10)			10	ms	
TPDD	Transmitter Power Down Delay (Figure 14)				100	ns

Note 6: This limit based on bench characterization.

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Fig.		2.5	4.0	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Fig.	gure 3)		2.0	4.0	ns
RSKM	RxIN Skew Margin (Note 7),	f = 40 MHz	700			ps
	$V_{CC} = 5V$ , $T_A = 25$ °C (Figure 17)	f = 66 MHz	600			ps
RCOP	RxCLK OUT Period (Figure 7)		15	Т	50	ns
RCOH	RxCLK OUT High Time (Figure 7)	f = 40 MHz	6			ns
		f = 66 MHz	4.3	5		ns
RCOL	RxCLK OUT Low Time (Figure 7)	f = 40 MHz	10.5			ns
		f = 66 MHz	7.0	9		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 7)	f = 40 MHz	4.5			ns
		f = 66 MHz	2.5	4.2		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 7)	f = 40 MHz	6.5			ns
		f = 66 MHz	4	5.2		ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C,		6.4		10.7	ns
	V <sub>CC</sub> = 5.0V ( <i>Figure 9</i> )					
RPLLS	Receiver Phase Lock Loop Set (Figure 11)			10	ms	
RPDD	Receiver Power Down Delay (Figure 11)				1	μs

Note 7: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output skew (TCCS) and the setup and hold time (internal data sampling window), allowing for LVDS cable skew dependent on type/length and source clock (TxCLK IN) jitter. RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle)

#### **AC Timing Diagrams**




FIGURE 1. "WORST CASE" Test Pattern




FIGURE 2. DS90CR283 (Transmitter) LVDS Output Load and Transition Timing




FIGURE 3. DS90CR284 (Receiver) CMOS/TTL Output Load and Transition Timing





FIGURE 4. DS90CR283 (Transmitter) Input Clock Transition Time



**Note 8:** Measurements at  $V_{diff} = 0V$ 

Note 9: TCCS measured between earliest and latest initial LVDS edges.

Note 10: TxCLK OUT Differential Low  $\rightarrow$  High Edge

FIGURE 5. DS90CR283 (Transmitter) Channel-to-Channel Skew




FIGURE 6. DS90CR283 (Transmitter) Setup/Hold and High/Low Times




FIGURE 7. DS90CR284 (Receiver) Setup/Hold and High/Low Times




FIGURE 8. DS90CR283 (Transmitter) Clock In to Clock Out Delay




FIGURE 9. DS90CR284 (Receiver) Clock In to Clock Out Delay




FIGURE 10. DS90CR283 (Transmitter) Phase Lock Loop Set Time




FIGURE 11. DS90CR284 (Receiver) Phase Lock Loop Set Time




FIGURE 12. Seven Bits of LVDS in One Clock Cycle




FIGURE 13. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR283)




FIGURE 14. Transmitter Powerdown Delay




FIGURE 15. Receiver Powerdown Delay





FIGURE 16. Transmitter LVDS Output Pulse Position Measurement



 $\ensuremath{\mathsf{SW}} - \ensuremath{\mathsf{Setup}}$  and Hold Time (Internal data sampling window)

TCCS — Transmitter Output Skew

RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)

Cable Skew — typically 10 ps-40 ps per foot.

FIGURE 17. Receiver LVDS Input Skew Margin

#### DS90CR283 Pin Description—Channel Link Transmitter

Pin Name	I/O	No.	Description
TxIN	I	28	TTL Level inputs
TxOUT+	0	4	Positive LVDS differential data output
TxOUT-	0	4	Negative LVDS differential data output
TxCLK IN	I	1	TTL level clock input. The rising edge acts as data strobe
TxCLK OUT+	0	1	Positive LVDS differential clock output
TxCLK OUT-	0	1	Negative LVDS differential clock output
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power
			down
V <sub>CC</sub>	I	4	Power supply pins for TTL inputs
GND	I	5	Ground pins for TTL inputs
PLL V <sub>CC</sub>	I	1	Power supply pin for PLL
PLL GND	I	2	Ground pins for PLL
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS outputs
LVDS GND	I	3	Ground pins for LVDS outputs

#### DS90CR284 Pin Description—Channel Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	4	Positive LVDS differential data inputs
RxIN-	I	4	Negative LVDS differential data inputs
RxOUT	0	28	TTL level outputs
RxCLK IN+	I	1	Positive LVDS differential clock input
RxCLK IN-	I	1	Negative LVDS differential clock input
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe
PWR DOWN	I	1	TTL level input. Assertion (low input) maintains the receiver outputs in the previous state
V <sub>CC</sub>	I	4	Power supply pins for TTL outputs
GND	I	5	Ground pins for TTL outputs
PLL V <sub>CC</sub>	I	1	Power supply for PLL
PLL GND	I	2	Ground pin for PLL
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS inputs
LVDS GND	I	3	Ground pins for LVDS inputs

### **Applications Information**

The Channel Link devices are intended to be used in a wide variety of data transmission applications. Depending upon the application the interconnecting media may vary. For example, for lower data rate (clock rate) and shorter cable lengths (< 2m), the media electrical performance is less critical. For higher speed/long distance applications the media's performance becomes more critical. Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs). Twin-coax for example, has been demonstrated at distances as great as 5 meters and with the maximum data transfer of 1.848 Gbit/s. Additional applications information can be found in the following National Interface Application Notes:

AN = #### Topic						
AN-1041 Introduction to Channel Link						
AN-1108	PCB Design Guidelines for LVDS and Link Devices					
AN-806	Transmission Line Theory					

AN = ####	Topic
AN-905	Transmission Line Calculations and
	Differential Impedance
AN-916	Cable Information

**CABLES:** A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The 21-bit CHANNEL LINK chipset (DS90CR213/214) requires four pairs of signal wires and the 28-bit CHANNEL LINK chipset (DS90CR283/284) requires five pairs of signal wires. The ideal cable/connector interface would have a constant  $100\Omega$  differential impedance throughout the path. It is also recommended that cable skew remain below 350 ps (@ 66 MHz clock rate) to maintain a sufficient data sampling window at the receiver.

In addition to the four or five cable pairs that carry data and clock, it is recommended to provide at least one additional conductor (or pair) which connects ground between the transmitter and receiver. This low impedance ground provides a common mode return path for the two devices. Some of the more commonly used cable types for point-to-point applications include flat ribbon, flex, twisted pair and Twin-Coax. All are available in a variety of configurations and

#### **Applications Information** (Continued)

options. Flat ribbon cable, flex and twisted pair generally perform well in short point-to-point applications while Twin-Coax is good for short and long applications. When using ribbon cable, it is recommended to place a ground line between each differential pair to act as a barrier to noise coupling between adjacent pairs. For Twin-Coax cable applications, it is recommended to utilize a shield on each cable pair. All extended point-to-point applications should also employ an overall shield surrounding all cable pairs regardless of the cable type. This overall shield results in improved transmission parameters such as faster attainable speeds, longer distances between transmitter and receiver and reduced problems associated with EMS or EMI.

The high-speed transport of LVDS signals has been demonstrated on several types of cables with excellent results. However, the best overall performance has been seen when using Twin-Coax cable. Twin-Coax has very low cable skew and EMI due to its construction and double shielding. All of the design considerations discussed here and listed in the supplemental application notes provide the subsystem communications designer with many useful guidelines. It is recommended that the designer assess the tradeoffs of each application thoroughly to arrive at a reliable and economical cable solution.

BOARD LAYOUT: To obtain the maximum benefit from the noise and EMI reductions of LVDS, attention should be paid to the layout of differential lines. Lines of a differential pair should always be adjacent to eliminate noise interference from other signals and take full advantage of the noise canceling of the differential signals. The board designer should also try to maintain equal length on signal traces for a given differential pair. As with any high speed design, the impedance discontinuities should be limited (reduce the numbers of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in the other line of the differential pair. Care should be taken to ensure that the differential trace impedance match the differential impedance of the selected physical

media (this impedance should also match the value of the termination resistor that is connected across the differential pair at the receiver's input). Finally, the location of the CHANNEL LINK TxOUT/RxIN pins should be as close as possible to the board edge so as to eliminate excessive pcb runs. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and FMI

**UNUSED INPUTS:** All unused inputs at the TxIN inputs of the transmitter must be tied to ground. All unused outputs at the RxOUT outputs of the receiver must then be left floating.

**TERMINATION:** Use of current mode drivers requires a terminating resistor across the receiver inputs. The CHANNEL LINK chipset will normally require a single  $100\Omega$  resistor between the true and complement lines on each differential pair of the receiver input. The actual value of the termination resistor should be selected to match the differential mode characteristic impedance ( $90\Omega$  to  $120\Omega$  typical) of the cable. Figure 18 shows an example. No additional pull-up or pull-down resistors are necessary as with some other differential technologies such as PECL. Surface mount resistors are recommended to avoid the additional inductance that accompanies leaded resistors. These resistors should be placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines.

**DECOUPLING CAPACITORS:** Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach three parallel-connected decoupling capacitors (Multi-Layered Ceramic type in surface mount form factor) between each  $V_{\rm CC}$  and the ground plane(s) are recommended. The three capacitor values are 0.1  $\mu\text{F}$ , 0.01 $\mu\text{F}$  and 0.001  $\mu\text{F}$ . An example is shown in *Figure 19*. The designer should employ wide traces for power and ground and ensure each capacitor has its own via to the ground plane. If board space is limiting the number of bypass capacitors, the PLL  $V_{\rm CC}$  should receive the most filtering/bypassing. Next would be the LVDS  $V_{\rm CC}$  pins and finally the logic  $V_{\rm CC}$  pins.




FIGURE 18. LVDS Serialized Link Termination

#### **Applications Information** (Continued)




FIGURE 19. CHANNEL LINK Decoupling Configuration

**CLOCK JITTER:** The CHANNEL LINK devices employ a PLL to generate and recover the clock transmitted across the LVDS interface. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. For example, a 66 MHz clock has a period of 15 ns which results in a data bit width of 2.16 ns. Differential skew ( $\Delta t$  within one differential pair), interconnect skew ( $\Delta t$  of one differential pair to another) and clock jitter will all reduce the available window for sampling the LVDS serial data streams. Care must be taken to ensure that the clock input to the transmitter be a clean low noise signal. Individual bypassing of each  $V_{CC}$  to ground will minimize the noise passed on to the PLL, thus creating a

low jitter LVDS clock. These measures provide more margin for channel-to-channel skew and interconnect skew as a part of the overall jitter/skew budget.

**COMMON MODE vs. DIFFERENTIAL MODE NOISE MAR-GIN:** The typical signal swing for LVDS is 300 mV centered at +1.2V. The CHANNEL LINK receiver supports a 100 mV threshold therefore providing approximately 200 mV of differential noise margin. Common mode protection is of more importance to the system's operation due to the differential data transmission. LVDS supports an input voltage range of Ground to +2.4V. This allows for a ±1.0V shifting of the center point due to ground potential differences and common mode noise.

**POWER SEQUENCING AND POWERDOWN MODE:** Outputs of the CHANNEL LINK transmitter remain in TRI-STATE until the power supply reaches 3V. Clock and data outputs will begin to toggle 10 ms after  $V_{\rm CC}$  has reached 4.5V and the Powerdown pin is above 2V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5  $\mu$ W (typical).

The CHANNEL LINK chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are shorted to V CC through an internal diode. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.






FIGURE 20. Single-Ended and Differential Waveforms

#### Physical Dimensions inches (millimeters) unless otherwise noted





MTD56 (REV B)

56-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90CR283MTD or DS90CR284MTD NS Package Number MTD56

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



ricas | Er

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

**Samples** 

**Package** 

<u>Products</u> > <u>Analog - Interface</u> > <u>LVDS Circuits</u> > <u>Channel Link</u> > **DS90CR284** 

# **DS90CR284 Product Folder**

#### 28-Bit Channel-Link - 66 MHz

General

See Also: DS90CR286A - 3V supply

<u>Description</u>	<u>Features</u>	<u>Datasheet</u>	<u>&amp; Models</u>	<u>&amp; Pricing</u>	
Parametric Table		Parametric 1	able		
Supply Voltage	5 V	Clock Rate		20 -66 MHz	
Process	СМО	OS Compression	n Ratio	4:28	
Data Throughput (Mbps)	184	8 Function		Receiver	

#### **Datasheet**

Title	Size in Kbytes	Date	View Online	Download	Receive via Email
DS90CR283 DS90CR284 28-Bit Channel Link-66 MHz	274 Kbytes	16- Jul- 01	View Online	Download	Receive via Email
DS90CR283 DS90CR284 28-Bit Channel Link-66 MHz (JAPANESE)	196 Kbytes		View Online	Download	Receive via

If you have trouble printing or viewing PDF file(s), see <a href="Printing Problems">Printing Problems</a>.

#### Package Availability, Models, Samples & Pricing

Part Number	Package		Status	Models				Std Pack	Package Marking																							
	Type	Pins	MSL		SPICE	IBIS	Orders	Qty	\$US each	Size	<u>Marking</u>																					
DGGGGDGG ALKED	TCCOD		MCI	Full	27/4	BT / A	24 Hour	1K+	]									4 77	4 77		4 77	4 77		4 77	4 77	4 77	4.77			00.7000	rail	[logo]¢U¢Z¢2¢T
DS90CR284MTD	TSSOP	56 SOP	MSL MSL	production	production N/A	N/A N/A	Buy Now		\$6.7000	of 34	DS90CR284MTD ¢B																					
DS90CR284MTDX	TSSOP	56	MSL	Full production	N/A	N/A		1K+	\$6.7000	reel of 1000	[logo]¢U¢Z¢2¢T DS90CR284MTD ¢B																					

DS90CR284 MDC	<u>Die</u>	Full production	N/A	N/A	Samples	tray of N/A	-
DS90CR284 MWC	Wafer	Full production	N/A	N/A		wafer jar of N/A	-

#### **General Description**

The DS90CR283 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CR284 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 66 MHz, 28 bits of TTL data are transmitted at a rate of 462 Mbps per LVDS data channel. Using a 66 MHz clock, the data throughput is 1.848 Gbit/s (231 Mbytes/s).

The multiplexing of the data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 28-bit wide data bus and one clock, up to 58 conductors are required. With the Channel Link chipset as few as 11 conductors (4 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides a 80% reduction in required cable width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The 28 CMOS/TTL inputs can support a variety of signal combinations. For example, 7 4-bit nibbles or 3 9-bit (byte + parity) and 1 control.

#### **Features**

- 66 MHz clock support
- Up to 231 Mbytes/s bandwidth
- Low power CMOS design (< 610 mW)</li>
- Power Down mode (< 0.5 mW total)
- Up to 1.848 Gbit/s data throughput
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- PLL requires no external components
- Low profile 56-lead TSSOP package
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS Standard

[Information as of 5-Aug-2002]

Search					
	Design	Purchasing	Quality	Company	Home

About Languages . Website Guide . About "Cookies" . National is QS 9000 Certified . Privacy/Security Statement . Contact Us . Site Terms & Conditions of Use . Copyright 2002 © National Semiconductor Corporation . My Preferences . Feedback