

### CMOS 4-Bit D-Type Registers

High-Voltage Types (20-Volt Rating)

■ CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either. Output Disable input, and present a high impedance.


The CD4076B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:


- Three-state outputs
- Input disabled without gating the clock
- Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin over full package temperature range:

	1	۷	at	VDD	=	5 ١	V
	2	۷	at	VDD	=	10	V
2	5	v	-	Vnn	_	15	14

- 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### TERMINAL ASSIGNMENT






Fig.1 - Typical output low (sink) current characteristics.





Fig.2 — Minimum output low (sink) current characteristics.



Copyright © 2003, Texas Instruments Incorporated

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIN	UNITS	
	(V)	Min.	Max.	
Supply Voltage Range (For T <sub>A</sub> =Full Package Temperature Ran <b>ge</b> )		3	18	v
	5	200		
Data Setup Time, ts	10	80		ns
	15	60		
	5	200		
Clock Pulse Width, tw	10	100		ns
	15	80	-	
	5		3	
Clock Input Frequency, fcl	10	dc	6	MHz
, , , , , , , , , , , , , , , , , , , ,	15		8	
	5	-	15	
Clock Input Bise or Fall Time, trCL, tfCL	10	-	5	μs
	15	] –	5	
	5	120		
Reset Pulse Width, tw	10	50		ns
	15	40	·	
	5	180	-	
Data Input Disable Setup Time, ts	10	100	-	ns
	15	70	-	


# CD4076B Types

#### CD4076B Types

. . . . . .

#### MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) Voltages referenced to V <sub>SS</sub> Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +125°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65°C to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max




- Minimum output high (source)

current characteristics.

Fig.4








3

COMMERCIAL CMOS HIGH VOLTAGE ICs


vs. load capacitance (clock to Q).














TPZH VDD VSS




CHARACTERISTIC	TEST CONDI	LIMITS			UNITS		
		V <sub>DD</sub> V	Min.	Тур.	Max.	1 ,	
Propagation Delay Time:		5	1	300	600		
Clock to Q Output, tpHL, tpEH		10		125	250		
		15		90	180		
		5	•	230	460	l et es	
Reset, tPHL	}	10		100	200	8187-91 1	
PHL		15		75	150		
	<u>†</u>	50			300	ns	
3 State Output 1 or 0 to High	$R_L = 1 k \Omega$	10		75	150		
Impedance, tPHZ, tPLZ		15		60	120		
		5		150	300		
3-State High Impedance to 1	$R_L = 1 \kappa \Omega$	10		75	150		
or 0 Output, tpZH, tpZL		15		60	120		
· · · · · · · · · · · · · · · · · · ·	T	5		100	200		
Transition Time, TTHL, TTLH		10		50	100	ns	
		15		40	80		
		5	3	6	•		
Maximum Clock Input Frequency, fcL		10	6	12		MHz	
		15	8	16			
		5		100	200		
Minimum Clock Pulse Width, t <sub>W</sub>		10		50	100	ns	
		15		40	80		
Maximum Clock Input Rise		5	15		_		
or Fall Time,		10	5	-	-	μs –	
trcl. tfcl		15	5	-	_		
					100		
Minimum Desse Dulas Mish A		5		60 25	120 50		
Minimum Reset Pulse With, t <sub>W</sub>		10 15		25 20	40	ns	
		5		100	200		
Minimum Data Setup Time, t <sub>S</sub>		5 10	-	40	200 80	ns	
minimum bata betap rime, is		15		30	60		
Minimum Data Input Dischla		5	-	90	180		
Minimum Data Input Disable		10	_	50	100	ns	
Setup Time to							
Setup Time, t <sub>S</sub>		15	-	35	70		

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25<sup>0</sup>C, Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, the state of the




Anti-Antonio State Stat




- . ~ . .

n tra Jacobia Jacobia Jacobia

· ·






+

Fig.11 - Quiescent device current test circuit.





ing an Anti-Angle Anti-Angle Anti-Angle Anti-Angle Anti-Angle Angle An An An An An An An An Angle An An An A CD4076B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	NS	LIMITS AT INDICATED TEMPERATURES (°C)											
ISTIC	Vo	VIN	VDD					+25			UNITS			
	(V) :	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.				
Quiescent Device	. <del>.</del>	0,5	5	5	5	150	150		0.04	5				
Current,	-	0,10	10	10	10	300	300	-	0.04	10	1			
IDD Max.		0,15	15	20	20	600	600	·	0.04	20	μA			
	-	0,20	20	100	100	3000	3000	-	0.08	100	1			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-				
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6					
10L Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	1			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	T	mA			
(Source) Current, IOH Min.	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1			
	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	-				
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	-				
Output Voltage:	-	0,5	5.		0	.05		-	0	0.05				
Low-Level,	_	0,10	10		0	.05		_	0	0.05	v			
VOL Max		0,15	15		0	.05			0	0.05				
Output Voltage:	_	0,5	5	4.95				4.95	5	-	v			
High-Level,	_	0,10	10		9	95		9.95	10	-				
VOH Min.		0,15	15		14	.95		14.95	15	-				
Input Low	0.5, 4.5	-	5		1	.5			_	1.5				
Voltage,	1, 9		10			3		_	-	3				
VIL Max.	1.5,13.5	_	15			4		-	—	4				
Input High	0.5, 4.5		5		3	.5		3.5		-	V .			
Voltage,	1, 9	_	10			7		7		_				
VIH Min.	1.5,13.5	~	15		1	1		11	_	-				
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA			
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±104	±0.4	μA			




Fig.9 - Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

1

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4076BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD4076BE	Samples
CD4076BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4076BF	Samples
CD4076BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4076BF3A	Samples
CD4076BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4076BM	Samples
CD4076BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4076BM	Samples
CD4076BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM076B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4076B, CD4076B-MIL :

- Catalog: CD4076B
- Military: CD4076B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated